



# RISC-V Example Specification Document (Zexmpl)

Authors: Author 1, Author 2

Version v0.0.0, 2025-08-17: Draft

## Table of Contents

List of figures	1
List of tables	2
List of listings	3
Copyright and license information	4
Contributors	5
1. Introduction	6
1.1. Sub Section of Introduction	6
2. The Second Chapter	8
2.1. An example table	8
2.2. Sub section	8
2.3. Yet another subsection	8
Index	10
Bibliography	11

## List of figures

[Figure 1.](#) Nonsensical wavedrom signals

## List of tables

[Table 1.](#) Nonsensical table

## List of listings

### [Listing 1.](#) Nonsensical code



*This document is in the [Development state](#)*

*Expect potential changes. This draft specification is likely to evolve before it is accepted as a standard. Implementations based on this draft may not conform to the future standard.*

## Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at [creativecommons.org/licenses/by/4.0/](https://creativecommons.org/licenses/by/4.0/).

Copyright 2025 by RISC-V International.

## Contributors

This RISC-V specification has been contributed to directly or indirectly by:

- Author1 <[required1@email.com](mailto:required1@email.com)>
- Author2 <[required2@email.com](mailto:required2@email.com)>

## Chapter 1. Introduction

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Felis imperdiet proin fermentum leo vel orci porta. Volutpat lacus laoreet non curabitur gravida. Posuere urna nec tincidunt praesent semper feugiat nibh. Elit ullamcorper dignissim cras tincidunt lobortis. Malesuada fames ac turpis egestas integer eget. Tristique sollicitudin nibh sit amet commodo. Sed felis eget velit aliquet. Sit amet aliquam id diam maecenas ultricies mi. Consectetur purus ut faucibus pulvinar. Lectus urna duis convallis convallis tellus id. Fermentum iaculis eu non diam. Feugiat in fermentum posuere urna nec tincidunt praesent semper feugiat. Urna nec tincidunt praesent semper feugiat nibh.

```
def banana_apple():
    x = "banana"
    y = "apple"
    for i in range(len(x)):
        print(x[i], y[i])
    z = x + y
    return z

result = banana_apple()
print("Result:", result)
```

*Listing 1. Nonsensical code*

Commodo viverra maecenas accumsan lacus. Vulputate odio ut enim blandit volutpat maecenas volutpat blandit. Urna porttitor rhoncus dolor purus non. Tellus mauris a diam maecenas sed. Vitae auctor eu augue ut lectus. Ridiculus mus mauris vitae ultricies leo integer. Consequat semper viverra nam libero justo laoreet sit amet. Pellentesque pulvinar pellentesque habitant morbi tristique senectus et netus et. Ac placerat vestibulum lectus mauris ultrices eros in cursus turpis. Accumsan in nisl nisi scelerisque eu ultrices vitae. Cras ornare arcu dui vivamus. Vitae congue mauris rhoncus aenean. Consequat mauris nunc congue nisi vitae suscipit tellus. Tempus egestas sed sed risus pretium quam vulputate dignissim. Quis varius quam quisque id diam vel. Mattis nunc sed blandit libero volutpat sed cras ornare arcu. Amet mauris commodo quis imperdiet massa tincidunt nunc.



*The name RISC-V was chosen to represent the fifth major RISC ISA design from UC Berkeley (RISC-I ([Patterson & Séquin, 1981](#)), RISC-II ([Katevenis et al., 1983](#)), SOAR ([Ungar et al., 1984](#)), and SPUR ([Lee et al., 1989](#)) were the first four). We also pun on the use of the Roman numeral "V" to signify "variations" and "vectors", as support for a range of architecture research, including various data-parallel accelerators, is an explicit goal of the ISA design.*

### 1.1. Sub Section of Introduction

Pellentesque habitant morbi tristique senectus et netus et. Aliquam purus sit amet luctus. Odio eu feugiat pretium nibh ipsum consequat nisl vel. Euismod lacinia at quis risus sed vulputate odio ut. Eu sem integer vitae justo eget. Cursus euismod quis viverra nibh. Tempus egestas sed sed risus. Quis imperdiet massa tincidunt nunc pulvinar. Id venenatis a condimentum vitae sapien pellentesque habitant.




Figure 1. Nonsensical wavedrom signals

## Chapter 2. The Second Chapter

1. The first item.
2. The second item.
  - a. The first sub item.
  - b. The second sub item.



*A moment of caution is required for this block of text must be read and appreciated for its importance.*

3. Yet another item.
4. Again, an item.
  - a. A multi-line item.

This item has multiple lines.

By multiple lines, this is what we mean.

Seriously, multiple.

### 2.1. An example table

*Table 1. Nonsensical table*

Letters and bits				A much longer area	
L	R	W	X	Quarter 1	Quarter 2
0	0	0	0	Rows alternate colors	
0	0	0	1	Thing 1	Thing 2
1	0	0	0	Thing 3	Thing 4
1	1	1	1	Span Thing 1 and 2	

### 2.2. Sub section

Diam donec adipiscing tristique risus. Nisl rhoncus mattis rhoncus urna. Egestas egestas fringilla phasellus faucibus scelerisque eleifend donec pretium vulputate. Porta non pulvinar neque laoreet suspendisse interdum consectetur libero id. Massa vitae tortor condimentum lacinia quis vel. Donec ac odio tempor orci. Mi sit amet mauris commodo quis imperdiet massa tincidunt. Quis enim lobortis scelerisque fermentum dui. Lacus viverra vitae congue eu. Sed faucibus turpis in eu mi bibendum neque. Sit amet porttitor eget dolor. Aliquet eget sit amet tellus cras adipiscing enim. Id cursus metus aliquam eleifend mi. Vestibulum lorem sed risus ultricies tristique nulla aliquet.

### 2.3. Yet another subsection

Quam lacus suspendisse faucibus interdum posuere lorem ipsum. Nulla aliquet enim tortor at auctor urna nunc id cursus. Massa massa ultricies mi quis hendrerit dolor magna. Integer enim neque volutpat ac tincidunt. Dolor magna eget est lorem ipsum dolor. Urna neque viverra justo nec. Neque gravida in fermentum et. Fringilla ut morbi tincidunt augue interdum velit euismod. Dolor sit amet consectetur adipiscing elit. Eu facilisis sed odio morbi. In cursus turpis massa tincidunt dui. Orci phasellus egestas tellus rutrum tellus. Semper eget duis at tellus at urna condimentum. Orci porta non

pulvinar neque laoreet suspendisse interdum consectetur.

## Index

B

blandit, [6](#)

C

curabitur, [6](#)

G

gravida, [6](#)

L

Lorem ipsum, [6](#)

O

orci, [8](#)

R

RISC-V, [6](#)

risus, [8](#)

## Bibliography

- Katevenis, M. G. H., Jr., R. W. S., Patterson, D. A., & Séquin, C. H. (1983, August). The RISC II micro-architecture. *Proceedings VLSI 83 Conference*.
- Lee, D. D., Kong, S. I., Hill, M. D., Taylor, G. S., Hodges, D. A., Katz, R. H., & Patterson, D. A. (1989). A VLSI Chip Set for a Multiprocessor Workstation—Part I: An RISC Microprocessor with Coprocessor Interface and Support for Symbolic Processing. *IEEE JSSC*, 24(6), 1688–1698.
- Patterson, D. A., & Séquin, C. H. (1981). RISC I: A Reduced Instruction Set VLSI Computer. *ISCA*, 443–458.
- Ungar, D., Blau, R., Foley, P., Samples, D., & Patterson, D. (1984). Architecture of SOAR: Smalltalk on a RISC. *ISCA*, 188–197.