# Technical status Zifra card

## Torbjörn

## May 31, 2018

# Contents

1	Brief description	3
2	2.1 Key generation	3 5 6
3	Hardware	6
4	sd slave progress	6
5	chacha	7
6	Helpful data 6.1 CSD list	<b>7</b> 7
7	Whishlist 7.1 Hidden files	11
	7.1 Induel mes	11
	r	

#### Abstract

This document is meant to clarify what have bin don and what is needed to be don.

## 1 Brief description

We will here shortly describe what the Zifra card is meant to be. It is an memory card that is supost to protect data by encrypting the data that is writen to it. This is done whit the help of multiple key(s) and cipher. i

## 2 System overview

We will here describe the way we want the system to work. Fore the case of explenation we will use an camera as example case. We will first talk about the key generation secondly encryption and finally about decryption step.

#### 2.1 Key generation

There is three type of keys used in the crypto scheme. The first two keys are pre-generated as an key pair on an safe device one private key (Pri\_key) and one Public key (Pub\_key). The pri\_key is saved fore later use and the pub\_key is transfered and saved on the sd-card see Figure 1. Then the user puts the sd card in an camera. When the camera boots up an random number is generated this is the Random generated session Key (Rand\_key) this number is then encrypted whit the Pub key and saved on the memory.




Figure 1: This illustration shows where the keys are generated and where they are stored  $\,$ 

## 2.2 Encryption

The Rand\_key¹ is then used as the key input in the chacha cipher to encrypt the data before it is saved to the memory se Figure 2. When the system is powered of the Rand\_key that is only stored in the FPGA disappeared due to the nature of an FPGA. The generation and encryption of the Rand\_key is repeated fore each session. So there will be multiple enc\_Rand\_key:s stored on the memory one fore each session.




Figure 2: Basic data flow in encryption step

 $<sup>^{1}\</sup>mathrm{This}$  is the non encrypted random key.

#### 2.3 Decryption

When decrypting the data one extracts the encrypted data and the Encrypted Random generated session Key (enc\_Rand\_key) on to the safe device were the Pri\_key is saved. Then we use the Pri\_key to decrypt the enc\_Rand\_key:s and then we can use the Rand\_key:s to decrypt the data se Figure 3.




Figure 3: basic data flow in decryption step

## 3 Hardware

The hardware was intended to be an Printed Circuit Board (PCB) whit an Field Programmable Gate Array (FPGA) whit an memory and some suport component. The FPGA that we use is the Artix7 t35.

## 4 sd slave progress

The sd slave comes form the Google vault project [2]. This part of the project dose not work yet.

We have extracted the blocks that we think are needed fore the project. There test bench to test and send commands to the design and see what responses the device sends back. So fare we can read and write from the first sector in the memory but not to any other sector.

## 5 chacha

The stream cipher that was decided to use fore the data encryption ip called chacha [1] developed by Joachim Strömbergson [3]. We have made an axi ip block out of it one stream port fore the data and one address port fore the setting example iv and key se Figure 4. There is an test bench that show how the axi block is intended to bee used.




Figure 4: Port configuration chacha cipher

## 6 Helpful data

This section will list information that have bin collected during the project that might help further development.

#### 6.1 CSD list

During the debugging we listed the CSD values that was used in the gv\_sd\_slave we also made an list of the other CSD and CID values. We list the CSD list 1.0, 2.0 and the CID list also the original CSD settings from the Google Vault.

	This is the list from part1 Version (1.0)	
Name	Descripton	CSD-slice
CSD structure	CSD structure	[127:126]
-	reserved	[125:120]
TAAC	data read access-time-1	[119:112]
NSAC	data read access-time-2 in CLK cycles (NSAC * 100)	[111:104]
TRAN SPEED	max. read data block length	[103:96]
CCC	card command classes	[95:84]
READ BL LEN	max. read data block length	[83:80]
READ BL PARTIAL	partial blocks for read allowed	[79:79]
WRITE BLK MISALIGN	write block misalignment	[78:78]
READ BLK MISALIGN	read block misalignment	[77:77]
DSR IMP	DSR implemented	[76:76]
-	reserved	[75:74]
C SIZE	device size	[73:62]
VDD R CURR MIN	max.read current @ VDD min	[61:59]
VDD R CURR MAX	max.read current @ VDD max	[58:56]
VDD W CURR MIN	max.write current @ VDD min	[55:53]
VDD W CURR MAX	max.write current @ VDD max	[52:50]
C SIZE MULT	device size multiplier	[49:47]
ERASE BLK EN	erase single block enable	[46:46]
SECTOR SIZE	erase sector size	[45:39]
WP GRP SIZE	write protect group size	[38:32]
WP GRP ENABLE	write protect group size write protect proup enable	[31:31]
WI_GIG _ENABLE	reserved	[30:29]
R2W FACTOR	write speed factor	[28:26]
WRITE BL LEN	max. write data block length	[25:20]
WRITE BL PARTIAL	partial blocks for write allowed	[21:21]
WIGHE_BE_FAIGHAE	reserved	[20:16]
FILE FORMAT GRP	file format group	[15:15]
COPY	copy flag	[14:14]
PERM WRITE PROTECT	premanet write protection	[13:13]
TMP WRITE PROTECT	temporary write protection	[12:12]
FILE FORMAT GRP	file format	[11:10]
-	reserved	[9:8]
CRC	crc	[9.0] [7:1]
-	not used always '1'	[0:0]
=	not used aiways 1	լ լմ.մյ

Table 1: Table shows CSD list Version 1.0

	This is the list from part1 Version (2.0)	
Name	Descripton	CSD-slice
CSD structure	CSD structure	[127:126]
CSD structure	reserved	[127.120] $[125:120]$
TAAC	data read access-time-1	[119:112]
NSAC	data read access-time-1 data read access-time-2 in CLK cycles (NSAC * 100)	[111:104]
TRAN SPEED	max. read data block length	[103:96]
CCC	card command classes	[95:84]
READ BL LEN	max. read data block length	[83:80]
READ BL PARTIAL	partial blocks for read allowed	[79:79]
WRITE BLK MISALIGN	write block misalignment	[78:78]
READ BLKe MISALIGN	read block misalignment	[77:77]
DSR IMP	DSR implemented	[76:76]
-	reserved	[75:70]
C SIZE	device size	[69:48]
_51212	reserved	[47:47]
ERASE BLK EN	erase single block enable	[46:46]
SECTOR SIZE	erase sector size	[45:39]
WP GRP SIZE	write protect group size	[38:32]
WP GRP ENABLE	write protect proup enable	[31:31]
-	reserved	[30:29]
R2W FACTOR	write speed factor	[28:26]
WRITE BL LEN	max. write data block length	[25:22]
WRITE BL PARTIAL	partial blocks for write allowed	[21:21]
  -	reserved	[20:16]
FILE FORMAT GRP	file format group	[15:15]
COPY	copy flag	[14:14]
PERM WRITE PROTECT	premanet write protection	[13:13]
TMP WRITE PROTECT	temporary write protection	[12:12]
FILE FORMAT GRP	file format	[11:10]
	reserved	[9:8]
CRC	crc	[7:1]
-	not used always '1'	[0:0]

Table 2: Table shows CSD list Version 2.0

	Settings from GV sd_parms.vh		
Name  CSD_CSD_STRUCTURE  CSD_TAAC  CSD_NSAC  CSD_TRAN_SPEED_25  CSD_TRAN_SPEED_50  CSD_CCC  CSD_READ_BL_LEN  CSD_READ_BL_BL_MISALIGN  CSD_READ_BLK_MISALIGN  CSD_READ_BLK_MISALIGN  CSD_C SIZE  SD_TOTAL BLOCKS  CSD_ERASE_BLK_EN  CSD_SECTOR_SIZE  CSD_WP_GRP_SIZE  CSD_WP_GRP_SIZE  CSD_WP_GRP_ENABLE  CSD_R2W_FACTOR  CSD_WRITE_BL_LEN  CSD_WRITE_BL_LEN  CSD_WRITE_BL_PARTIAL  CSD_FILE_FORMAT_GRP  CSD_COPY  CSD_PERM_WRITE_PROTECT  CSD_TMP_WRITE_PROTECT  CSD_TILE_FORMAT	Value b01 h0E h00 h32 h5A b01_1_110110101 9 h0	9216	Comment  512 byte Blocks Partial block reads not implemented Write misalinged block not implemented Read misaligned block not implemented DSR not implemented 4.5 MBYTE
Name CMD9_SEND_CSD CMD27_PROGRAM_CSD STAT_CSD_OVERWRITE	Settings from GV sd_const.vh Value d9 d27 d16		

Table 3: This is the CSD settings that was originally in the Google Vault project.

Name	Field	Width	CID-slice
Manufactire ID	MID	8	[127:120]
${ m OEM/Application~ID}$	OID	16	[119:104]
Product name	PNM	40	[103:64]
Prodict revision	PRV	8	[63:56]
Product serial number	PSN	32	[55:24]
reserved	_	4	[23:20]
Manufacturing date	MDT	12	[19:8]
CRC7 checksum	CRC	7	[7:1]
"not used, always 1"	_	1	[0:0]

Table 4: This table shows the CID list

### 7 Whishlist

Here we will list some features that we wold like to have in the future. Thees are extras but good to have.

#### 7.1 Hidden files

We wold like to have the possibility to hide the files so that every time you start up the memory card it looks empty. This wold be don by making an temporary FAT table that is used during the session then hidden between the MBS and the real FAT table.

### 7.2 See pictures when camera is still on

We wold like to be able to look at the pictures during the session. This wold mean that the cipher needs to work in both directions during the session.

#### 7.3 Fake pictures

We wold also like to be able to prep the memory card whit fake data in the camera case that wold be preloaded whit pictures. These wold show up if someone wold inspect the card. This wold also be helped by the see pictures while session is active if the system is tested.

## Glossary

**cipher** Is an mathematical algorithm that takes two inputs data and an key and outputs an new data string that can not be read whit out an corresponding key. 3

gv sd slave This is the sd\_slave from the google vault project. 7

key(s) This refers to an sires of bits used as an input to the cipher. 3

MBS Master boot record is an boot sector in the beginning of an memory that tells the system where to start. 11

### Acronyms

enc Rand key Encrypted Random generated session Key. 6

FPGA Field Programmable Gate Array. 6

PCB Printed Circuit Board. 6

**Pri** key private key. 3

Pub key Public key. 3

Rand key Random generated session Key. 3

#### References

- [1] ChaCha. https://git.cryptech.is/core/cipher/chacha.git. Accessed: 2018-05-22.
- [2] GoogleVault. https://github.com/ProjectVault/orp. Accessed: 2018-05-22.
- [3] joachim strömbergson. Chacha (cypher).