



LB PDS



lower 8 bits of data bus, always used.


resistor packs allow Pico GPIOs to be left as outputs without the RP2040 and buffers overdriving eachother during state transitions




pin 1: T/R aka A->B
High: A->B
low: B->A

R/-W
Write = Low = Host data -> Buffered bus


Buffer for upper 8 bits
This is only used on 16 bit accesses
which should be only Pico access.



buffer for voltage conversion only.




GAL




A22-A23 identify card address space (ROM, PICO, Status)
A24-A27 identify slot ID (9, A, B)
A28-A31 identify expansion slot space
slot id selected between A and B
IRQ2 and IRQ3
ignore: SIZ0, SIZ1: require alignment for FIFO access
ignore: FC0-FC2

RP PicoW




resistors only in case need to bodge
no electrical need for them.


LEDs




Slot ID Selection



USB Host Port



Power



Power, pullups, etc

