



an = f

what is embedded system



what is processor



what does it does?


Fetch → decode → execute

instruction life cycle

Fetch → PC refers to the next instruction
(address)

then the CU take that address from memory
to IR register → ID to decode it

decode
Inst - set
Inst - format




after decoding comes the execution

operands


Each MP has its Machine Language

ISA → Instruction set Architecture



ID differs based on ISA

two ways for implementing RISC and CISC



	RISC	CISC
Size	ALU J	ALU J
Cost	SW ↑ HW ↓	SW ↓ HW ↑
Performance	Logic gates	Search
Power	ALU J SW J	ALU ↑ SW J

They are the same

What is Register files?

GPR

SPR

Data in temporary

base

Register file

SPR

① PC → Points to next ins!

② SP → Stack Pointer → Points to the head
of the Stack

③ Acc → Result from ALU

④ DR → Carries the instruction to be fetched


⑤ PSW → Some flags

what is memory ?

Access time (R/W) Acc time write > Read

Access time \downarrow \rightarrow Performance \uparrow

+ Basic MC on element \rightarrow 0 flip flop




Types

1 - Capacity \rightarrow Size

2 - Speed \rightarrow Access time

3 - organization \rightarrow Can be merged




Ram \rightarrow Random Access Memory (RAM)

Ram \rightarrow SRam \rightarrow Static

Ram \rightarrow DRam \rightarrow Dynamic

Based on capacitor

\downarrow \leftarrow mosfet
OE is its



Need Recharge circuit to recharge the cell

→ it has higher Priority over CPU to access the memory → higher access time so lower performance and speed.

its advantages → Simple

{
 → Low Cost per bit.
 → High Density ↑ Size
 → Low Power Consumption

(S Ram)

→ Static Ram → Based on Transistor

bit → Flip flop → 6 Transistors

S Ram → D Ram as Speed

D Ram → S Ram as low Cost

Embedded → S Ram (mosfet)


	S Ram	D Ram
Size	↓	↑
Cost	↑	↓
Performance	↑	↓
Power	↓	↑

NoN-Volatile \rightarrow Rom \rightarrow it has the code.


Access time \uparrow Rom AT \rightarrow Rom AT.

Rom \rightarrow based on floating gate mosfet

Writing state (1)
Programming state (0)



Read only Memory \rightarrow Processor



② PROM \rightarrow Programme Rom \rightarrow OTP

③ E PROM \rightarrow Erasable Rom

Advantage \rightarrow Non volatile

\hookrightarrow 10 years Non volatile

J1510 \rightarrow Noise & Radiation

Hybrid

Can Read and Write

↓
GE PnM
Plasmon

Electron beam

↓

Electrode

- Endurance → less cost sector by sector

- lesser写入access → Endurance is longer

- high cost per bit → low cost per bit

↓
internal
↓
external

↓
random access memory


- NW ROM → S RAM + battery

↓
S RAM + GE PnM + battery


↓
high cost per bit

Date: _____

Page: _____



Cash has levels



+ → cache Coherence → to make sure that any change in one of the caches reaches the other.

+ hit ratio = $\frac{\text{#hits}}{\text{#total}}$


+ FPU → Floating Point Unit → used for operations on floating numbers.

+ MPU → Memory Protection Unit → between cache and RAM



+ MMU → Memory Management Unit

I/O Peripherals :-





Arch

Non-harvard

Harvard

One memory system



I/O → Port Mapped

I/O (Harvard)



I/O → memory mapped

→ To talk to ram u can use C programming to convert into Load/Store assembly instructions

→ To access ROM we use ASS directly

→ Pipelining

Fetch decode opv

Fetch decode opv

Fetch decode opv

→ Von Neumann → Can't support Pipeline

→ Harvard → support Pipeline

Risc → can support Pipeline

Cisc → can't support Pipeline

Finish in 1 clock

clock → square wave


electrical | RC-oscillator

* Clock System

mechanical | material



wave
power

	RC	ceramic oscillator	crystall oscillator
cost	↓	in between	↑
accuracy	↓	↔	↑
accuracy	↓	↔	↑
setting time	↑	↔	↓
Noise Immunity	↔	↔	↔



→ TRM → Tech Ref Mem
→ Specs

→ Specs → TRM
→ memory Map
→ GPIO




① Pointer → DR → I (o(p))
↓
(Base + offset)

② Pointer → o(BR) → I (high)

Date: _____

Page: _____

Bus Bridges



Bridge

AXI → AHB