


Cache has levels



\* → cache coherence → to make sure that any change in one of the caches reaches the other.

\* hit ratio =  $\frac{\text{\#hits}}{\text{\#total}}$


\* FPU → Floating Point Unit → used for operations on floating numbers.

\* MPU → Memory Protection Unit → between cache and ram



\* MMU → Memory Management Unit.

Is Revision:





Arch

Von-Neumann


Harvard

One memory system



I/O → Port mapped

I/O (Harvard)



I/O → memory mapped

• To talk to ram u can use C programming to convert it into load/store assembly instructions

• To Access Rom we use ASs directly



→ Pipeline Fetch decode exu

Fetch decode exu

Fetch decode exu

→ Von neumann → Can't support Pipe Line

→ Harvard → support Pipe Line

Risc → Can support Pipe Line

Cisc → Can't support Pipeline

Finish in 1 clock


clock → square wave

\* Clock System { electrical | Resonator

{ mechanical | Material → wave



power

	RC	cermic oscillator	crystal oscillator
Cost	↓	in between	↑
accuracy	↓	~	↑
settling time	↑	~	↓
Noise Immunity			



✓ TRM → Tech (Reg Mem)  
                     ↓  
                     Specs

✓ Specs → TRM  
                     ↓  
                     Memory Map  
                     ↓  
                     GPIO



① Pointer → DR → 1 (64)  
                     ↓  
                     (Base & offset)

② Pointer → OR → 1 (High)



# Bus Bridges

