

```
[<c219ec5f>] security_sk_free+0xf/0x2
[<c2451efb>] __sk_free+0x9b/0x120
[<c25ae7c1>] ? _raw_spin_unlock_irqre
[<c2451ffd>] sk_free+0x1d/0x30
[<c24f1024>] unix_release_sock+0x174/
```

Hardware Transactional Memory (1)

Mohamed Mohamedin

Chapter 5 of TM Book





MESI Cache Coherence Protocol

- One of the famous Cache Coherence Protocols
 - We will study it to show how we can exploit Cache
 Coherence Protocol to create HTM





- Modified
 - Have modified cached data, must write back to memory



- Modified
 - Have modified cached data, must write back to memory
- Exclusive
 - Not modified, I have only copy




- Modified
 - Have modified cached data, must write back to memory
- Exclusive
 - Not modified, I have only copy
- Shared
 - Not modified, may be cached elsewhere



- Modified
 - Have modified cached data, must write back to memory
- Exclusive
 - Not modified, I have only copy
- Shared
 - Not modified, may be cached elsewhere
- Invalid
 - Cache contents not meaningful




Processor Issues Load Request






Memory Responds



Processor Issues Load Request







Other Processor Responds Got it cache cache Bus data memory



Modify Cached Data









Write-Through Caches

- Immediately broadcast changes
- Good
 - Memory, caches always agree
 - More read hits, maybe
- Bad
 - Bus traffic on all writes
 - Most writes to unshared data
 - For example, loop indexes …



Write-Through Caches

- Immediately broadcast changes
- Good

- "show stoppers"
- Memory, caches always agree
- More read hits, maybe
- Bad
 - Bus traffic on all writes
 - Most writes to unshared data
 - For example, loop indexes ...



Write-Through Caches


- Immediately broadcast changes
- Good "Also, not suitable for TM"
 - Memory, caches always agree
 - More read hits, maybe
- Bad
 - Bus traffic on all writes
 - Most writes to unshared data
 - For example, loop indexes ...



Write-Back Caches


- Accumulate changes in cache
- Write back when line evicted
 - Need the cache for something else
 - Another processor wants it








Invalidate





Invalidate


Other caches lose read permission



This cache acquires write permission



Invalidate







Hardware Transactional Memory

- Exploit Cache coherence
- Already almost does it
 - Invalidation
 - Consistency checking
- Speculative execution
 - Branch prediction = optimistic synch!



















Transactional Memory














Transaction Commit

- At commit point
 - If no cache conflicts, we win.
- Mark transactional entries
 - Read-only: valid
 - Modified: dirty (eventually written back)
- That's all, folks!
 - Except for a few details ...




MESI Cache Coherence Protocol

















- _xbegin()
- read (0)








- _xbegin()
- read (0)


- _xbegin()
- read (1)





Transactional MESI Cache Coherence Protocol





Bus


- _xbegin()
- read (0)
- read (10)


- _xbegin()
- read (1)





Transactional MESI Cache Coherence Protocol






Bus

- _xbegin()
- read (0)
- read (10)
- write (5, Y)

- _xbegin()
- read (1)








- _xbegin()
- read (0)
- read (10)
- write (5, Y)

- _xbegin()
- read (1)
- write (12, X)












- _xbegin()
- read (1)
- write (12, X)








- _xbegin()
- read (1)
- write (12, X)
- _xend()






Cache coherence-based HTM








Transactional MESI Cache Coherence Protocol







- _xbegin()
- read (0)





Transactional MESI Cache Coherence Protocol







- _xbegin()
- read (0)
- write (5, X)





Transactional MESI Cache Coherence Protocol







- _xbegin()
- read (0)
- write (5, X)
- write (11, Y)





Transactional MESI Cache Coherence Protocol







- _xbegin()
- read (0)
- write (5, X)
- write (11, Y)
- read (25)





Transactional MESI Cache Coherence Protocol













Transactional MESI Cache Coherence Protocol






- _xbegin()
- read (0)







Transactional MESI Cache Coherence Protocol




- _xbegin()
- read (0)
- Do some long work

Time








- _xbegin()
- read (0)
- Do some long work
- Write (10, X)





















- Must define a software fallback path
 - Default is global lock




- _xbegin()
- if (read(lock)) == 1 then _xabort()





- Must define a software fallback path
 - Default is global lock





- _xbegin()
- if (read(lock)) == 1 then _xabort()
- do some work





- Must define a software fallback path
 - Default is global lock





Bus

- _xbegin()
- if (read(lock)) == 1 then _xabort()
- do some work

//non-transactionally CAS(lock, 0 ,1)





Current HTM

- Best-effort HTM has many limitation
 - Simple hardware design
 - Cache coherence protocol
 - Limited transactional resources
 - Interrupts abort transaction
 - Live-lock
- Transactions are not guaranteed to commit
 - Must provide a software fallback path
 - The standard is to use global-locking
 - Course-grained





Hardware Transactional Memory (HTM)

IBM's Blue Gene/Q & System Z & Power8

Intel's Haswell TSX extensions



```
if (_xbegin() == _XBEGIN_STARTED) {
    speculative code
    _xend()
} else {
    abort handler
}
```



```
if (_xbegin() == _XBEGIN_STARTED) {
   speculative code
   _xend()
} else {
   abort handler
}
```

start a speculative transaction



```
if (_xbegin() == _XBEGIN_STARTED) {
   speculative code
   _xend()
} else {
   abort handler
}
```

If you see this, you are inside a transaction



```
if (_xbegin() == _XBEGIN_STARTED) {
    speculative code
    xend()
} else {
    abort handler
}

If you see anything else,
    your transaction aborted
```



```
if (_xbegin() == _XBEGIN_STARTED) {
    speculative code
    _xend()
} else {
    abort handler
}
```

you could retry the transaction, or take an alternative path



```
if ( xbegin() == XBEGIN STARTED) {
  speculative code
} else if (status & XABORT EXPLICIT) {
  aborted by user code
} else if (status & XABORT CONFLICT) {
 read-write conflict
} else if (status & XABORT CAPACITY) {
  cache overflow
} else {
```



```
if ( xbegin() == XBEGIN STARTED) {
  speculative code
 else if (status & XABORT EXPLICIT)
  aborted by user code
  else if (status & XABORT CONFLICT
  read-write conflict
} else if (status & XABORT
  cache overflo speculative code can call
} else {
                        xabort()
```



```
synchronization conflict
    occurred (maybe retry)
 aborted by user code
 else if (status & XABORT CONFLICT)
 read-write conflict
} else if (status & XABORT CAPACITY) {
 cache overflow
 else {
```



```
if ( xbegin() == XBEGIN STARTED)
  speculative code
                                  ICIT) {
 else
          read/write set too big
  abort
           (maybe don't retry)
 else
  read-write conflict
 else if (status & XABORT CAPACITY)
  cache overflow
  else {
```



```
if ( xbegin() == XBEGIN STARTED) {
  speculative code
} else if (status & XABORT EXPLICIT) {
  aborted by user code
                               NFLICT) {
       other abort codes ...
} else if (status & XABORT CAPACITY) {
  cache overflow
 else {
```



RTM Execution

```
if (_xbegin() == _XBEGIN_STARTED)
           speculation
      _xend()
                                                                  _xbegin()
_xbegin()
                                            Add to Write Set ← Write X
                                            ABORT
Read X \longrightarrow Add to Read Set
                                           Add to Write Set ← Write Y
Write Y \longrightarrow Add to Write Set
                                                                  _xend()
                  Make the change to Y visible
```

RTM

Small & Medium Transactions

Best-effort

Conflicts

Overflow

Interrupts

Unsupported Instructions

Needs software fallback



Non-Speculative Fallback

```
if ( xbegin() == XBEGIN STARTED) {
  read lock state
  if (lock taken) xabort();
  work;
  xend()
} else {
  lock->lock();
  work;
  lock->unlock();
```



Non-Speculative Fallback

```
if ( xbeqin() == XBEGIN STARTED)
  read lock state
     (lock taken) xabort();
  work;
   xend()
         reading lock ensures that
     transaction will abort if another
           thread acquires lock
```



Non-Speculative Fallback

```
if ( xbegin() == XBEGIN STARTED)
  read lock state
  if (lock taken) xabort();
  work;
  xend()
  else {
     abort if another thread has
  WO
            acquired lock
```




```
on abort, acquire lock & do work
      (aborting concurrent speculative
if
                transactions)
  if (lock taken) xabort();
  work;
   xend()
  else {
  lock->lock();
  work;
  lock->unlock();
```



Global Lock Fallback

- Must define a software fallback path
 - Default is global lock




- _xbegin()
- if (read(lock)) == 1 then _xabort()





Global Lock Fallback

- Must define a software fallback path
 - Default is global lock




- _xbegin()
- if (read(lock)) == 1 then _xabort()
- do some work






Global Lock Fallback

- Must define a software fallback path
 - Default is global lock





Bus

- _xbegin()
- if (read(lock)) == 1 then _xabort()
- do some work

//non-transactionally CAS(lock, 0 ,1)





Lock Elision

-<HLE_Aquire_Prefix> Lock(L)

Atomic region executed as a transaction or mutually exclusive on L

-<HLE_Release_Prefix> Release(L)

Execute optimistically, without any locks

Track Read and Write Sets

Abort on memory conflict: rollback acquire lock



```
<HLE acquire prefix> lock();
do work;
<HLE release prefix> unlock()
```



```
<hr/>do work;
<hr/>do work;
<hr/>chlE release prefix> unlock()
```

first time around, read lock and execute speculatively





```
<HLE acquire prefix> lock();
do work;
<HLE release prefix> unlock()
```


if speculation fails, no more Mr. Nice Guy, acquire the lock



Conventional Locks













- Limits to
 - Transactional cache size
 - Scheduling quantum
- Transaction cannot commit if it is
 - Too big
 - Too slow
 - Actual limits platform-dependent



HTM Strengths & Weaknesses

Ideal for lock-free data structures



HTM Strengths & Weaknesses

- Ideal for lock-free data structures
- Practical proposals have limits on
 - Transaction size and length
 - Bounded HW resources
 - Guarantees vs best-effort



HTM Strengths & Weaknesses

- Ideal for lock-free data structures
- Practical proposals have limits on
 - Transaction size and length
 - Bounded HW resources
 - Guarantees vs best-effort
- On fail
 - Diagnostics essential
 - Retry in software?



- Strong Atomicity
 - Conflicts between transactional and nontransactional code is detected
 - STM systems usually do not support strong atomicity
 - It is call Weak Atomicity
 - Only conflicts between transactions are detected
 - Very expensive to support Strong Atomicity via software
 - E.g., use a transaction of a single access in non-transactional code





```
tx_begin()

tx_read(x)

tx_commit()
```

x = 10; //non-transactional code write

```
tx_begin()
tx_read(x)
                                              x = 10; //non-transactional code write
tx_commit()
tx_begin()
tx_read(x)
                                              //non-transactional code write via a
                                              single access transaction
                                              tx_begin()
                                              tx_write(x, 10)
                                              tx_commit()
tx_commit()
```





- Extremely fast compared to STM
- Implicit
 - No need for explicit tx_read and tx_write
 - Drawbacks
 - All accesses are transactional
 - Consume from the limited HTM resources
- Can be used to simplify many lock-free algorithms
 - E.g., can be used to implement Multi-CAS



