
Implement the synchronous circuit with the following state diagram

Verilog + testbench simulation (60%)

• FPGA (40%) Verilog + UWV simulation (50%) or



You must output the state in both simulation and FPGA