{"payload":{"header_redesign_enabled":false,"results":[{"id":"68862002","archived":false,"color":"#f34b7d","followers":212,"has_funding_file":false,"hl_name":"ZipCPU/dblclockfft","hl_trunc_description":"A configurable C++ generator of pipelined Verilog FFT cores","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":68862002,"name":"dblclockfft","owner_id":22348544,"owner_login":"ZipCPU","updated_at":"2024-04-18T12:53:24.335Z","has_issues":true}},"sponsorable":false,"topics":["fpga","gplv3","verilog","fft","verilog-components","verilator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":103,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AZipCPU%252Fdblclockfft%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ZipCPU/dblclockfft/star":{"post":"iX3ATQrSiBZZ1EZwjkvQi-wD8Nr9RDs299ICtWe1IUCgihVnHM9E6IpXMI_ADGCBM8Kko4jOtEHAGkFLxDmWDg"},"/ZipCPU/dblclockfft/unstar":{"post":"XLldVpuLTTTs_Kq3lP_HWTtsRt9sHjMZ3S9m2gsr3WXMMAR6QXXtmMe6c0KewamexfSNeTBIMA6qOfGLD3nLQg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"WmDRHQLe10WFS8HtRlt1sKcLc7FFqJj_6HtZUOnBohddX7Inl7E0sZHHX6fJvuCIbplSBNwe7cqdjeyJXm97GA"}}},"title":"Repository search results"}