CPU_R_M:1 DecodingController_M inv ALU OP(2:0) <u>AL</u>U_OP(2:0) clk_INV_74_o1 Write_Reg Write_Reg DecodingController_I Fetch_Inst_M address(25:0) func(5:0) func(5:0) imm(31:0) <u>imm</u>(31:0) op_code(5:0) OP(5:0) rd_addr(4:0) rd(4:0) rs(4:0) rs_addr(4:0) rt_addr(4:0) rt(4:0) Fetch_Inst_I MultifunctionalALU_32bit_M F(31:0) W_Data(31:0) ALU_OP(2:0) ZF B(31:0) MultifunctionalALU_32bit_I RegisterFile 32x32bit M R_Data_A(31:0) R_Addr_B(4:0) W_Addr(4:0) W_Data(31:0) R_Data_B(31:0) R_Data_B(31:0) RegisterFile_32x32bit_I CPU_R_M