



User

I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.

- input clk
- input reset
- ...

 Academic Dataset
  Industrial Case
  Artificial Dataset

Domain Knowledge Graph Construct

 Vulnerability description
  Verilog Code Examples
  CWE material

1.Data Clean
 

2.Data Fusion
 

 FSKG

Verilog Code

```

Module TopModule(
    input clk,
    input reset,
    input in,
    Output out,
);
    parameter A=00,
    parameter B=11,
    reg [1:0] state;
    ...

```

Security Report

There are 1 vul in FSM design:

###1.Dead State.
(description location, Advice, Suggestion ...)

###2. Static Lock.

Input



Pre-Analysis

1. FSM State Information Extract



Design Requirement
 
 Few-shot examples
 
 State Information (JSON)

2. Vulnerability Analysis



State Information (JSON)
 
 STG

Part1: (Structural Vulnerability)
 

SecFSM




Knowledge Retrieval

1. Potential Vulnerability Confirmation



Potential Vulnerability


###1. CWE-190: {stateid:01,state...}
 
 LLM

 Confirmed Potential Vulnerability

2. Vulnerability Knowledge Retrieval



Vulnerability List

###1.Dead State: {stateid:01,state...}
 

Output



Execution Code & Verification

Security Prompt
 
 Function verification
 
 Security verification



Planning

Task Planning

Few-shot examples
 
 Design Requirement
 
 Security Prompt