1. Description


1.1. Project

Project Name	rm_infantry
Board Name	rm_infantry
Generated with:	STM32CubeMX 4.22.1
Date	01/24/2018

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F427IIHx
MCU Package	UFBGA176
MCU Pin number	201

2. Pinout Configuration



STM32F427IIHx UFBGA176 +25 (Top view)

3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
0. 20, ti, o	reset)		1 3.704.017(0)	
A1	PE3 *	I/O	GPIO_Output	IST INT
A2	PE2 *	I/O	GPIO_Output	IST_INT
A3	PE1	1/0	-	IST_RST
		I/O	GPIO_EXTI1	MPU_INT
A6	PB5		TIM3_CH2	IMU_TEMP
A7	PG14	1/0	USART6_TX	LACED
A8	PG13 *	1/0	GPIO_Output	LASER
A9	PB4	1/0	TIM3_CH1	BEEP
A12	PC12	1/0	SDIO_CK	
A14	PA14	I/O	SYS_JTCK-SWCLK	
A15	PA13	I/O	SYS_JTMS-SWDIO	
B5	PB7	I/O	USART1_RX	
B6	PB6	I/O	USART1_TX	
B11	PD6	I/O	USART2_RX	
B12	PD0	I/O	CAN1_RX	
B13	PC11	I/O	SDIO_D3	
B14	PC10	I/O	SDIO_D2	
C1	VBAT	Power		
C2	PI7	I/O	TIM8_CH3	
C3	PI6	I/O	TIM8_CH2	
C4	PI5	I/O	TIM8_CH1	
C5	VDD	Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power		
C10	PG9	I/O	USART6_RX	
C11	PD5	I/O	USART2_TX	
C12	PD1	I/O	CAN1_TX	
C14	PI2	I/O	TIM8_CH4	
D3	PI9 *	I/O	GPIO_Input	TRIG
D5	VSS	Power		
D6	BOOT0	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power		
D12	PD2	I/O	SDIO_CMD	


Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
0.20,1170	reset)		r directori(e)	
E14	PIO	I/O	TIM5_CH4	
E15	PA9	1/0	TIM1_CH2	
F2	VSS	Power	TIWIT_CH2	
F3	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F12	VSS	Power		
F13	VCAP_2	Power		
F14	PC9	I/O	SDIO_D1	
F15	PA8	I/O	TIM1_CH1	
G1	PH0/OSC_IN	1/0	RCC_OSC_IN	
G2	VSS	Power	1.00_030_114	
G3	VDD	Power		
G6	VSS	Power		
G7	VSS	Power		
G8	VSS	Power		
G9	VSS	Power		
G10	VSS	Power		
G12	VSS	Power		
G13	VDD	Power		
G14	PC8	I/O	SDIO_D0	
H1	PH1/OSC_OUT	1/0	RCC_OSC_OUT	
H6	VSS	Power	100_000_001	
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
J1	NRST	Reset		
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
	VSS			
J9 J10	VSS	Power		
	VDD	Power		
J12	J 400	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
0.20,110	reset)		r directori(e)	
J13	VDD	Power		
K1	PF7	I/O	SPI5_SCK	
K2	PF6 *	1/0	GPIO_Output	SPI5_NSS
K4	VDD	Power	GFIO_Output	3F13_N33
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K12	PH12	I/O	TIM5_CH3	
L1	PF10 *	1/0	GPIO_Input	CALI
L2	PF9	1/0	SPI5_MOSI	CALI
L3	PF8	1/0	SPI5_MISO	
L3 L4	BYPASS_REG	Reset	3F13_W13O	
L12	PH11	I/O	TIM5_CH2	
	PH10	1/0		
L13			TIM5_CH1	
L14	PD15	I/O	TIM4_CH4	
M1	VSSA	Power		
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power	TIMA 0114	
M11	PH6	1/0	TIM12_CH1	
M13	PH9	1/0	TIM12_CH2	
M14	PD14	1/0	TIM4_CH3	
M15	PD13	I/O	TIM4_CH2	
N1	VREF-	Power		
N2	PA1	I/O	TIM2_CH2	
N3	PA0/WKUP	I/O	TIM2_CH1	
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		
N11	PE13	I/O	TIM1_CH3	
N13	PD12	I/O	TIM4_CH1	
N15	PD10 *	I/O	GPIO_Input	KEY
P1	VREF+	Power		
P2	PA2	I/O	TIM2_CH3	
P11	PE14	I/O	TIM1_CH4	
P12	PB12	I/O	CAN2_RX	
P13	PB13	I/O	CAN2_TX	

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
P14	PD9	I/O	USART3_RX	
P15	PD8	I/O	USART3_TX	
R1	VDDA	Power		
R2	PA3	I/O	TIM2_CH4	
R7	PF14 *	I/O	GPIO_Output	LED1
R8	PE7 *	I/O	GPIO_Output	LED2
R11	PE15 *	I/O	GPIO_Input	SD_EXTI

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



Page 7

5. IPs and Middleware Configuration

5.1. CAN1

mode: Mode

5.1.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum) 5 *

Time Quantum 111.1111111111111 *

Time Quanta in Bit Segment 1 3 Times *
Time Quanta in Bit Segment 2 5 Times *

Time Quanta in Bit Segment 2 5 Times *
Time for one Bit 1000

Time for one Bit 1000

ReSynchronization Jump Width 1 Time

Basic Parameters:

Time Triggered Communication Mode

Automatic Bus-Off Management

Enable *

Automatic Wake-Up Mode

No-Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

Advanced Parameters:

Operating Mode Normal

5.2. CAN2

mode: Mode

5.2.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum) 5 *

Time Quantum 111.11111111111111 *

Time Quanta in Bit Segment 1 3 Times *
Time Quanta in Bit Segment 2 5 Times *

Time for one Bit 1000

ReSynchronization Jump Width 4 Times *

Basic Parameters:

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

No-Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

Advanced Parameters:

Operating Mode Normal

5.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

5.3.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Enabled

5.4. RTC

mode: Activate Clock Source mode: Activate Calendar

WakeUp: Internal WakeUp

5.4.1. Parameter Settings:

General:

Hour Format Hourformat 24

Asynchronous Predivider value

Synchronous Predivider value

255

Calendar Time:

Data Format Binary data format *

 Hours
 10 *

 Minutes
 30 *

 Seconds
 0

Day Light Saving: value of hour adjustment Daylightsaving None Store Operation Storeoperation Reset

Calendar Date:

Week Day Wednesday *

Month October *
Date 18 *

Year 17 *

Wake UP:

Wake Up Clock RTCCLK / 16

Wake Up Counter 0

5.5. SDIO

Mode: SD 4 bits Wide bus

5.5.1. Parameter Settings:

SDIO parameters:

SDIOCLK clock divide factor 0

5.6. SPI5

Mode: Full-Duplex Master

5.6.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 2

Baud Rate 45.0 MBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled
NSS Signal Type Software

5.7. SYS

Debug: Serial Wire

Timebase Source: TIM6

5.8. TIM1

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 179 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 2499 *

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable

BRK Polarity High

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

PWM Generation Channel 1:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHighCH Idle StateReset

PWM Generation Channel 2:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHighCH Idle StateReset

PWM Generation Channel 3:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHighCH Idle StateReset

PWM Generation Channel 4:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High
CH Idle State Reset

5.9. TIM2

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 89 *

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 2499 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

ModePWM mode 1Pulse (32 bits value)1000 *Fast ModeDisableCH PolarityHigh

PWM Generation Channel 3:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

5.10. TIM3

Channel1: PWM Generation CH1
Channel2: PWM Generation CH2

5.10.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 89 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High

5.11. TIM4

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.11.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 89 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 2499 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 4:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHigh

5.12. TIM5

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.12.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 89 *

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 2499 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1
Pulse (32 bits value) 1000 *
Fast Mode Disable
CH Polarity High

5.13. TIM8

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

5.13.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 179 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 2499 *

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

PWM Generation Channel 1:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 2:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHighCH Idle StateReset

PWM Generation Channel 3:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 4:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High
CH Idle State Reset

5.14. TIM12

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

5.14.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 89 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 2499 *

Internal Clock Division (CKD) No Division

PWM Generation Channel 1:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHigh

PWM Generation Channel 2:

Mode PWM mode 1
Pulse (16 bits value) 1000 *
Fast Mode Disable
CH Polarity High

5.15. USART1

Mode: Asynchronous

5.15.1. Parameter Settings:

Basic Parameters:

Baud Rate 100000 *

Word Length 8 Bits (including Parity)

Parity Even *

Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.16. USART2

Mode: Asynchronous

5.16.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.17. USART3

Mode: Asynchronous

5.17.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.18. USART6

Mode: Asynchronous

5.18.1. Parameter Settings:

Basic Parameters:

Baud Rate 921600 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.19. FATFS

mode: SD Card

5.19.1. Set Defines:

Version:

FATFS version R0.11

Function Parameters:

FS_READONLY (Read-only mode) Disabled
FS_MINIMIZE (Minimization level) Disabled

USE_STRFUNC (String functions) Enabled with LF -> CRLF conversion

USE_FIND (Find functions)

USE_MKFS (Make filesystem function)

USE_FASTSEEK (Fast seek function)

USE_LABEL (Volume label functions)

USE_FORWARD (Forward function)

Disabled

Locale and Namespace Parameters:

CODE_PAGE (Code page on target) Simplified Chinese GBK (DBCS, OEM, Windows) *

USE_LFN (Use Long Filename) Enabled with dynamic working buffer on the STACK *

MAX_LFN (Max Long Filename) 255

LFN_UNICODE (Enable Unicode)

STRF_ENCODE (Character encoding)

UTF-8

FS_RPATH (Relative Path)

Disabled

Physical Drive Parameters:

VOLUMES (Logical drives) 1

MAX_SS (Maximum Sector Size) 512

MIN_SS (Minimum Sector Size) 512

MULTI_PARTITION (Volume partitions feature) Disabled

USE_TRIM (Erase feature) Disabled

FS_NOFSINFO (Force full FAT scan) 0

System Parameters:

FS_TINY (Tiny mode) Disabled

FS_NORTC (Timestamp feature) Dynamic timestamp

NORTC_YEAR (Year for timestamp) 2015

NORTC_MON (Month for timestamp) 6

NORTC_MDAY (Day for timestamp) 4

WORD_ACCESS (Platform dependent access option) Byte access FS_REENTRANT (Re-Entrancy) Enabled FS_TIMEOUT (Timeout ticks) 1000

SYNC_t (O/S sync object) osSemaphoreld

FS_LOCK (Number of files opened simultaneously) 2

5.19.2. IPs instances:

SDIO/SDMMC:

SDIO instance SDIO

5.20. FREERTOS

mode: Enabled

5.20.1. Config parameters:

Versions:

FreeRTOS version 9.0.0
CMSIS-RTOS version 1.02

Kernel settings:

USE_PREEMPTION Enabled

CPU_CLOCK_HZ SystemCoreClock

TICK_RATE_HZ 1000 MAX_PRIORITIES MINIMAL_STACK_SIZE 128 MAX_TASK_NAME_LEN 16 USE_16_BIT_TICKS Disabled Enabled IDLE_SHOULD_YIELD USE_MUTEXES Enabled USE_RECURSIVE_MUTEXES Disabled Disabled USE_COUNTING_SEMAPHORES QUEUE_REGISTRY_SIZE USE_APPLICATION_TASK_TAG Disabled ENABLE_BACKWARD_COMPATIBILITY Enabled USE_PORT_OPTIMISED_TASK_SELECTION Enabled USE_TICKLESS_IDLE Disabled

Memory management settings:

USE_TASK_NOTIFICATIONS

Memory Allocation Dynamic

Enabled

TOTAL_HEAP_SIZE 15360

Memory Management scheme heap_4

Hook function related definitions:

USE_IDLE_HOOK Disabled

USE_TICK_HOOK Disabled

USE_MALLOC_FAILED_HOOK Disabled

USE_DAEMON_TASK_STARTUP_HOOK Disabled

CHECK_FOR_STACK_OVERFLOW Option1 *

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS Disabled

USE_TRACE_FACILITY Enabled *

USE_STATS_FORMATTING_FUNCTIONS Disabled

Co-routine related definitions:

USE_CO_ROUTINES Disabled MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Enabled *
TIMER_TASK_PRIORITY 2

TIMER_QUEUE_LENGTH 10

TIMER_TASK_STACK_DEPTH 128 *

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

5.20.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Enabled * vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMarkEnabled *

xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PD0	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD1	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
CAN2	PB12	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB13	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SDIO	PC12	SDIO_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	SDIO_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC10	SDIO_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD2	SDIO_CMD	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC9	SDIO_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC8	SDIO_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
TIM1	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE14	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA0/WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	IMU_TEMP
	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	BEEP
TIM4	PD15	TIM4_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PI0	TIM5_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH12	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH11	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH10	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PI7	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI6	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI5	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI2	TIM8_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM12	PH6	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH9	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB7	USART1_RX	Alternate Function Push Pull	Pull-up	Very High	
	PB6	USART1_TX	Alternate Function Push Pull	Pull-up	Very High	
USART2	PD6	USART2_RX	Alternate Function Push Pull	Pull-up	Very High	
	PD5	USART2_TX	Alternate Function Push Pull	Pull-up	Very High	
USART3	PD9	USART3_RX	Alternate Function Push Pull	Pull-up	Very High	
	PD8	USART3_TX	Alternate Function Push Pull	Pull-up	Very High	
USART6	PG14	USART6_TX	Alternate Function Push Pull	Pull-up	Very High	
	PG9	USART6_RX	Alternate Function Push Pull	Pull-up	Very High	
GPIO	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	IST_INT
	PE2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	IST_RST
	PE1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	MPU_INT

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LASER
	PI9	GPIO_Input	Input mode	Pull-up *	n/a	TRIG
	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SPI5_NSS
	PF10	GPIO_Input	Input mode	Pull-up *	n/a	CALI
	PD10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	KEY
	PF14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED1
	PE7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED2
	PE15	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	SD_EXTI

6.2. DMA configuration

DMA request	Stream	Direction	Priority
SDIO_RX	DMA2_Stream3	Peripheral To Memory	High *
SDIO_TX	DMA2_Stream6	Memory To Peripheral	High *
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low
USART6_RX	DMA2_Stream1	Peripheral To Memory	Low
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low
USART3_TX	DMA1_Stream3	Memory To Peripheral	Low
USART6_TX	DMA2_Stream7	Memory To Peripheral	Low

SDIO_RX: DMA2_Stream3 DMA request Settings:

Mode: Peripheral Flow Control *

Use fifo: Enable *

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Word *
Memory Data Width: Word

Peripheral Burst Size: 4 Increment *

Memory Burst Size: 4 Increment

SDIO_TX: DMA2_Stream6 DMA request Settings:

Mode: Peripheral Flow Control *

Use fifo: Enable *

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Word *
Memory Data Width: Word

Peripheral Burst Size: 4 Increment *

Memory Burst Size: 4 Increment

USART1_RX: DMA2_Stream2 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte

Memory Data Width: Byte

Byte

USART2_RX: DMA1_Stream5 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

USART3_RX: DMA1_Stream1 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

USART6_RX: DMA2_Stream1 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

USART2_TX: DMA1_Stream6 DMA request Settings:

Mode: Normal

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

USART3_TX: DMA1_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte
Memory Data Width: Byte

USART6_TX: DMA2_Stream7 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority		
Non maskable interrupt	true	0	0		
Hard fault interrupt	true	0	0		
Memory management fault	true	0	0		
Pre-fetch fault, memory access fault	true	0	0		
Undefined instruction or illegal state	true	0	0		
System service call via SWI instruction	true	0	0		
Debug monitor	true	0	0		
Pendable request for system service	true	15	0		
System tick timer	true	15	0		
DMA1 stream1 global interrupt	true	5	0		
DMA1 stream3 global interrupt	true	5	0		
DMA1 stream5 global interrupt	true	5	0		
DMA1 stream6 global interrupt	true	5	0		
CAN1 TX interrupts	true	5	0		
CAN1 RX0 interrupts	true	5	0		
USART1 global interrupt	true	5	0		
USART2 global interrupt	true	5	0		
USART3 global interrupt	true	5	0		
SDIO global interrupt	true	5	0		
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0		
DMA2 stream1 global interrupt	true	5	0		
DMA2 stream2 global interrupt	true	5	0		
DMA2 stream3 global interrupt	true	6	0		
CAN2 TX interrupts	true	6	0		
CAN2 RX0 interrupts	true	6	0		
DMA2 stream6 global interrupt	true	6	0		
DMA2 stream7 global interrupt	true	5	0		
USART6 global interrupt	true	5	0		
PVD interrupt through EXTI line 16		unused			
RTC wake-up interrupt through EXTI line 22		unused			
Flash global interrupt	unused				
RCC global interrupt	unused				
EXTI line1 interrupt	unused				
CAN1 RX1 interrupt	unused				
CAN1 SCE interrupt	unused				
TIM1 break interrupt and TIM9 global interrupt	unused				
TIM1 update interrupt and TIM10 global interrupt		unused			

Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM1 trigger and commutation interrupts and TIM11 global interrupt		unused	
TIM1 capture compare interrupt		unused	
TIM2 global interrupt	unused		
TIM3 global interrupt		unused	
TIM4 global interrupt		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM8 update interrupt and TIM13 global interrupt		unused	
TIM8 trigger and commutation interrupts and TIM14 global interrupt		unused	
TIM8 capture compare interrupt		unused	
TIM5 global interrupt		unused	
CAN2 RX1 interrupt		unused	
CAN2 SCE interrupt		unused	
FPU global interrupt		unused	
SPI5 global interrupt		unused	

^{*} User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
MCU	STM32F427IIHx
Datasheet	024030 Rev9

7.2. Parameter Selection

Temperature	25
Vdd	null

8. Software Project

8.1. Project Settings

Name	Value
Project Name	rm_infantry
Project Folder	E:\infantry
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.16.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	