{"payload":{"header_redesign_enabled":false,"results":[{"id":"448627443","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"ZiyangYE/Super-Scalar-RV32","hl_trunc_description":"Learn to design super scalar processors and use advanced HDLs. Design from scratch.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":448627443,"name":"Super-Scalar-RV32","owner_id":40805844,"owner_login":"ZiyangYE","updated_at":"2022-02-23T16:46:09.662Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AZiyangYE%252FSuper-Scalar-RV32%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ZiyangYE/Super-Scalar-RV32/star":{"post":"dn9PmthiNUVyep0oy4kEya-qQwUqDmYGNaxRyyuWjWgtjPTZ-wvB-EFAO3a3V-FGyKMdIHw-OXEjM4Dvyr51ag"},"/ZiyangYE/Super-Scalar-RV32/unstar":{"post":"U2fxNGYvnAEeT2WbKoj9-1QFzTDsjw1dnS1N3oS9GISOS1sR3mYRO8-yh8UCUF6Z5tTMLdU42grtARIba6_6gQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vPeGVvVfo8e6GjA0AakNa7Okn_7hMqgnIOwQI5U_3n7_RFZ1cdrR8sR61WCKKOLpzXO4eneKSq0A8Q61LRAiXw"}}},"title":"Repository search results"}