Name:KishoreC	GT Number:
---------------	------------

Problem	Points	Lost	Gained	Running Total	TA
1	1 (+1)				
2	18				
3	22				
4	20				
5	20				
6	19				
Total	100				

You may ask for clarification but you are ultimately responsible for the answer you write on the paper. If you make any assumptions state them.

Please look through the entire test before starting. WE MEAN IT!!!

NOTE: $M = 10^6$ K = 10^3 Mi = 2^{20} Ki = 2^{10} Illegible answers are wrong answers.

Show your work in the space provided to get any credit for problem-oriented questions.

Good luck!

1. (1 point, 1 min) (don't worry you get 1 point regardless of your answer! You get 1 extra credit point if you get it right!!)

Given:

5+3+2 = 151022 9+2+4 = 183652 8+6+3 = 4824665+4+5 = 202541

What is

7+2+5 = 143547

		,	
Name:	Kishore	GT Number:	

Cache

2. (18 points, 20 min)

a) (6 points)

Given:

- 8 total cache blocks
- 2-way set-associative organization
- Cache initially empty
- LRU replacement policy
- Memory blocks L, M, N and O all map to the same cache line.
- The processor performs a total of eight accesses, to memory blocks 0, N, M, L, O, O, N, and M in that order. For each of these accesses, specify (by filling in the table below) whether it is a cache hit or a cache miss, type of miss (cold/capacity/conflict), and the memory block evicted (if any). Note: capacity miss dominates over conflict; cold dominates over capacity.

C0

Memory Access	Hit/miss	Type of miss	Block evicted from cache
0	miss	Cold 🕴 😽	-
N	miss	Cold 40.5	-
М	miss	Cold	0 +0.5
L	miss	cold	N + 5.2
0	Miss	Conflict +65	M +0.2
0	Hit +0.5	-	- +05
N	Miss	Conflict * 5	L +0.2
М	Miss	Conflict +0.5	0 46.5

(Area for rough work)

- b) (2 points) In a 4-way set associative cache with 64K bytes of data, 64 bytes per block and with a t-bit tag (circle the right choice)
 - (i) There are four t-bit tag comparators
 - (ii) There are 64 t-bit tag comparators
 - (iii) There are 1K t-bit tag comparators
 - (iv) There is one t-bit tag comparator for the entire cache

Name:____Kishore____GT Number: ____

- c) (2 points) Virtually indexed and physical tagged cache is attractive because (circle the correct choice)
 - (i) it results in a better cache hit ratio for a given cache organization
 - (ii) it eliminates the memory aliasing problem with physically indexed physically tagged caches
 - (iii) it enables building bigger first level caches than physically indexed and physically tagged caches

(iv) it removes the address translation through the TLB out of the critical path of the cache access

- d) (4 points) Consider a
 - 4-way interleaved memory system
 - DRAM access time: 70 cycles
 - bus cycle time for address or data transfer from/to the CPU/memory: 5 cycles
 - Block size: 4 words (each 32 bits)

Compute the block transfer time.

Answer:

Address from CPU to memory = 5 cycles (all memory banks receive the address)

(+1)

Memory Bank M0 (32 bits wide)

Memory Bank M2 (32 bits wide)

Memory Bank M3 (32 bits wide)

(32 bits)

(32 bits)


CPU

DRAM access time = 70 cycles (all four banks retrieve in parallel their respective words of the block) (+1)

Data transfer from memory to CPU = 4 * 5 cycles (memory banks take turns sending their respective word of the block to the CPU (+1)

Total time = 5 + 70 + 4*5 = 95 cycles (+1)

e) (4 points) Given



Let \mathbf{a} be the number of bits in the memory address, \mathbf{S} be the total size of the cache in bytes, and \mathbf{B} the block size in bytes. Assuming a direct-mapped cache, answer the following:

(i) $b = log_2B$ (+1) (ii) $n = log_2(S/B)$ (+1.5)

(iii) t = a - (b+n) (+1.5)



Name: Kishore GT	Number:
------------------	---------


Input/Output and Disk

- 3. (22 points, 20 min)
- a) (2 points) To transfer N bytes of data from a memory buffer at address M to the device at address D, the CPU executes the following instructions to the DMA controller:
 - 1. Store N into the Count register.
 - 2. Store M into the Memory buffer address register.
 - 3. Set the Go bit in the Status register.
 - 4. Store D into the Device address register.
 - 5. Store "write to the device" command into the Command register.

What (if any) is wrong with the above code sequence?

Line 3 above; Setting the "Go" bit should be the last instruction. (all or nothing)

- b) (2 points) What is the role of the buffer in a DMA controller? (select ALL that apply: +1 for correct choice; -1 for incorrect choice)
 - (i) Asynchronously transfer data to/from the device
 - (ii) Synchronously transfer data to/from the device
 - (iii) Asynchronously transfer data to/from the memory
 - (iv) Synchronously transfer data to/from the memory
- c) (2 points) Memory mapped I/O is a ... (circle the right choice)
 - (i) technique for interfacing slow speed devices to the CPU
 - (ii) technique for interfacing high speed devices to the CPU
 - (iii) technique that allows the CPU to use Load/Store instructions to access the device registers
 - (iv) technique that allows the CPU to quickly find the location of the handler code for a device




Name:	Kishore	GT Number:	
d) Given	the following specifical Average seek time = Rotational speed = Platters = Surface per platter = Tracks per surface = Sectors per track = Recording density =	4 ms 6000 RPM 3 2 5000 1024	
(i) (disk?	2 point)How much time is	s needed to get to a random secto	or on the
Time	to get to the random sed = average rotational lat	x = average seek time = 4 ms (1) etor on the track tency = $(1/6000)/2 min = 5 ms$ (2) on the disk = $(1) + (2) = 9 ms$	(+0.5)
		is needed to read one random sec y positioned on the desired secto	
Time		nal latency/number of sectors per 1024 = 0.00977 ms	r track (+1)
	(2 points) If the disk total time will that red	gets a request to read 6 random quest take to complete?	sectors, ho
Time	to read one random sector = time to get to the = 9 ms + 0.00977 ms	ne sector + sector read time	(+1)
Time	to read 6 random sectors	s = 6 * 9.00977 = 54.05862 ms	(+1)
	_	gets a request to read 6 consecut request take to complete?	tive sectors
Time	to read first sector = 9 to read the next 5 conse to read 6 consecutive se	ecutive sectors = $5 * .00977 = 0$	(+1) .04885 ms
11110		1885 ms = 9.05862 ms	(+1)
(v) (2 points) What is the tr	ransfer rate of the disk?	
	transfer rate = data in	= 1024 * 256 bytes = 262,144 byte one track/rotational latency 4/10)*1000 bytes/sec = 26,214,400	(+1)

Name: Kishore	GT Number:	
---------------	------------	--

e) (4 points) Consider a disk using zoned-bit recording with the following parameters:

```
p - number of platters, n - number of surfaces per platter, z - number of zones, t_{zi} - number of tracks at zone z_i, s_{zi} - number of sectors per track at zone z_i, b - number of bytes per sector
```

Give an expression for the total capacity of the disk.



- f) (1 point) Which of the following disk scheduling algorithms are prone to starvation? (circle **all** the right choices)
 - (i) FCFS
 - (ii) SCAN
 - (iii) SSTF
 - (iv) LOOK
 - (1 point) Explain why.

A track that is far away from the current head position may end up not getting service if subsequent requests are close to the current head position. (+1)

File Systems (see last page for a cheat sheet on Unix FS commands)



(i) -rwxr---x

- (ii) -rwxr-x---
- (iii) -rwxrwx---
- (iv) -rwxr---w-

Name:	Kishore	GT Number:	
-------	---------	------------	--

b) (8 points) In the following table, assume none of the files exist to start with in the current directory. Fill in the table. The reference count in the table pertains to the i-node that is affected by the command in that row. If a new i-node is created, show the old reference count for that i-node as 0.

Command	Command New i-node created		ce count
	(yes/no)	old	new
touch f1	Yes	0	1
touch f2	Yes	0	1
ln f2 f3	No	1	2
ln -s f1 f4	Yes	0	1
ln f4 f5	No	1	2
ln -s f4 f6	Yes	0	1
rm f6	No	1	0
rm f3	No	2	1

Use this area for rough work for this question

- c) (2 points) Hybrid indexed allocation results in (circle ONE choice that captures ALL the TRUE statements in the following list)
 - (i) External Fragmentation
 - (ii) Internal fragmentation
 - (iii) Ability to grow the file easily
 - (iv) Ability to handle small files efficiently
 - (v) {i and ii}
 - (vi) {ii and iii}
 - (vii) {ii, iii, and iv}
 - (viii) None of the above

Name: Kishore GT Number: i-node d) (**NOTE Mi = 2^{20}**) Direct data pointer Given the following: Direct data pointer data Size of index block = 128 bytes Size of Data block = 2048 bytes Single indirect pointer index = 8 bytes (to Size of pointer Double indirect pointer index or data blocks) The i-node consists of 2 direct data block pointers, 1 single indirect pointer, and 1 double indirect pointer. data Pointers to Note that the index blocks and data data blocks data blocks are allocated on a need basis. ... An index block is used for the top-... level i-node as well as for the index ... blocks that store pointers to other index index blocks and data blocks (see Figure). data (2 points) How many pointers does each index block contain? Pointers to index blocks containing ... single indirect Number of pointers in each data pointers index block = size of index block / size of pointer (+1) = 128/8 = 16 pointers (+1)ii. (2 points) How many data blocks are used to store a 40 KiB file? Number of data blocks needed for 40 KiB file = 40 KiB / 2KiB = 20 (+2) iii. (2 points) How many index blocks (including the i-node for the file) are needed to store a 256 KiB file? Number of data blocks needed for a 256 KiB file = 128 To get 128 data blocks 1 i-node gives 2 direct data blocks 1 single indirect index block gives 16 data blocks 1 double indirect index block gives 7 single indirect index blocks gets us remaining 96 + 14 data blocks Therefore totally, we need 10 index blocks for this file. (2 points) What is the largest file size that can be supported in this file system? Max number of data blocks = direct data blocks + data blocks via single indirect + data blocks with 2 levels of indirection = 2 + 16 + 16*16 = 274Max file size = 274 * 2 KiB = 548 KiB(+1)

Na	ame:	_Kishore	GT Number:		05
Par	allel System	ns_			\(\pi\)
a)	threads are its thread-i	sume that there ar scheduled on a un id and terminates.	iprocessor. Once space and a non-pro	a process. Assume tha pawned, each thread pr eemptive thread schedu rcle the right choice)	rints ıler,
	(i) 4				
	(ii) 1				
	(iii) 16				
	(iv) 4!				
	(1 point) Ex	xplain why.			
		schedule them in a		refore, the operating ber of possible execut	cions
	b) (1 points) Given below are two threads and their execution history on an SMP. Assume that the execution of each instruction is atomic. Assume that $Mem[x] = 0$ initially.				
Tim Tim	read 1 (T1) ne 0: R1 <- N ne 2: R1 <- F ne 4: Mem[x]	R1+2		Thread 2 (T2) Time 1: R2 <- Mem[x] Time 3: R2 <- R2+1 Time 5: Mem[x] <- R2	
wha	t is the fir	nal value in memor	y location x ?		
(i)	0				
(ii	.) 1				
(ii	i) 2				
(iv	7) 3				
(2	point) Expla	ain why.			

Each of the threads T1 and T2 load a memory location, add a value to it, and write it back. Given the timeline, both T1 and T2 get the old value of memory location x and do processing shown in the timeline. Therefore, when both threads complete execution, x will contain the value written to it by the last store operation. Since T2 is the last to complete its store operation, the final value in x is 1.

Name:	Kishore	GT Number:	
-------	---------	------------	--


c) (5 points) The internal representation in the thread library for a LOCK is shown below:



Assume that the following events happen in the order shown (T1-T5 are threads of the same process):


- T1 executes thread_mutex_lock(L1);
- T2 executes thread_mutex_lock(L1);
- T3 executes thread_mutex_lock(L2);
- T4 executes thread_mutex_lock(L2);
- T5 executes thread_mutex_lock(L1);

Assuming that there have been no other calls to the threads library prior to this, show the state of the internal data structures of L1 and L2 after the above five calls (by filling in the figures below).



d) (4 points)

Shown in the figure below are the points of execution (indicated by the arrows) of four threads (T1-T4) of the same process. Assume that the critical sections are mutually exclusive (i.e., they are governed by the same lock).



For each thread, state if it is active or blocked, and why.


(+0.5 for each correct entry below)

- T1 is active because it has lock and executing inside critical section
- T2 is active because it is executing outside the critical section
- T3 is active because it is executing outside the critical section
- T4 is blocked because it is waiting for lock to enter critical section

Na	ame:K	ishore	_GT Number:
e)	(2 points) Dea	dlock (circle th	e right choice)
	(i) Is a condi	tion where threa	ds are not using mutex locks
	(ii) Is a cond	ition where all	the locks variables are in use
	(iii) A lock v	ariable that is	dead
	(iv) Is a cond that will neve		or more threads are waiting for an event
f) (4 points) In the following code, buflock, bufavail, and frame_buf shared variables. Each of the functions (digitizer and tracker) ar executed by two distinct threads. What is the problem (if any) wit following code?		functions (digitizer and tracker) are	
	<pre>digitizer() { image_type dig_im int tail = 0;</pre>	age;	tracker() { image_type track_image; int head = 0;
	thread_mutex_ur frame_buf[tail mo	= 0) do nothing; nlock(buflock); od MAX] = image; ck(buflock);	<pre>loop { thread_mutex_lock(buflock); while (bufavail == MAX) do nothing; thread_mutex_unlock(buflock); track_image = frame_buf[head mod</pre>
			to decrement bufavail, may not be able to in the while loop; (+2)
			o increment bufavail, may not be able to get n the while loop; (+2)
	(Just saying d	eadlock/livelock	without explanation gets 2 points MAX)

Name:	Kishore	GT Number:	
		 -	(\(\) (\)
Networking			

- 6. (19 points, 20 min)
- a) (3 points) The one-bit sequence number requirement for the "Stop-and-wait protocol (aka alternating bit protocol)" is predicated on the following assumption:
 - packets do not get reordered in the network OR arbitrarily delayed Show using the space-time diagram below what can go wrong if this assumption does not hold.



- Sender sends PKT0
- Sender times out; retransmits PKTO; Receiver ACKS PKTO
- Receiver is now awaiting sequence number 1
- Sender sends PKT1; Receiver ACKS PKT1
- Receiver is now awaiting sequence number 0
- The original PKTO arrives LATE (time T3) at receiver
- Receiver accepts it as a new packet and ACKs it
- Obviously this is in error

(+1 grace point) (+2 for showing anomaly like above)

b) (2 points) Why you need MAC address when each node on the Internet has an IP address?

IP address is a virtual address used by the network layer of the protocol stack; MAC address is the real address used by the NIC (which is at the link layer) to receive a packet on the wire intended for this node.

Name: ____ Kishore ____ GT Number: _____

- c) (2 points) The sequence number in a packet ... (circle the right choice)
 - (i) Gives the destination address
 - (ii) Is needed for message reconstruction at the destination
 - (iii) Assures the integrity of the packet
 - (iv) Is computed using cyclic redundancy check (CRC) algorithm
 - (v) Is the same for every packet in a given message
- d) (2 points) In the sliding window protocol,
 - (i) when is the window size decreased?


When the transport layer notices congestion on the network due to frequent retransmissions of packets

(ii) when is the window size increased?

When the transport layer notices that packets are getting through without much retransmission of packets (an indication that there is no congestion)



e) (4 points) Show the wave form for the following packet with Manchester encoding (the space between the vertical lines represent time per bit):



(+0.5 for each bit)

```
Name:____Kishore____GT Number: ____
f) (2 points) Given:
     Message size = 100,000 bytes;
     • Header size per packet = 100 bytes
     • Packet size = 1100 bytes
     • Packet loss = 10%
   The number of packets to transmit the message (ignoring fractional packet
   loss): (circle the correct choice)
   (i) 100
   (ii) 91
   (iii) 1000
   (iv) 111
   (v) 110
   (vi) Cannot be determined with the data given
g) (2 points) A packet header consists of the following fields:
     destination address
     source address
     num_packets
     sequence_number
     packet_size
     checksum
Assume that each of these fields occupies 4 bytes. Given that the packet size
is 1500 bytes, compute the payload in each packet.
Size of the header = 6*4 = 24 bytes
                                                           (+1)
Payload in each packet = packet size - header size
                     = 1500 - 24 = 1476 bytes
                                                           (+1)
h) (2 points)
   Given the following:
     Message size = 10,000 bits
     Bandwidth on the wire = 100,000 bits/sec
     Time of flight
Sender overhead
                            = 5 msecs
                            = 2 ms
     Receiver overhead
                           = 1 \text{ ms}
   Compute the throughput.
      Transmission delay = Tw = (10000/100000) * 1000 ms = 100 ms (+1)
     Time for message transmission = S + Tw + Tf + R
                                  = 2 + 100 + 5 + 1 = 108 \text{ ms}
                                                               (+0.5)
     Throughput = message size/time for transmission
                = (10000/108) * 1000 bits/sec
                = 93 Kbits/sec
                                                                 (+0.5)
```