| | | Prism ID: | |
|-------|---------|-----------|---|
| Name: | Kishore | GTID#: 9 | _ |

| Problem | Points | Lost | Gained | Running Total | TA |
|---------|--------|------|--------|---------------|----|
| 1 | 1 | | | | |
| 2 | 15 | | | | |
| 3 | 10 | | | | |
| 4 | 14 | | | | |
| 5 | 10 | | | | |
| 6 | 10 | | | | |
| 7 | 20 | | | | |
| 8 | 20 | | | | |
| Total | 100 | | | | |

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Illegible answers are wrong answers.

Good luck!

- 1. (1 point, 0 min) (circle one; you get a point regardless of correct/incorrect answer)
- "They have the attention span of slightly moronic woodland creatures."
- (a) Said President Obama about Republicans
- (b) Said Linux creator Linus Torvalds about code developers
- (c) Said German Chancellor Angela Merkel about the NSA
- (d) Said the President of Georgia Tech about UGA students

Pipelining

| | | Pr | rism ID: |
|--|--|------------------------|-----------------------------------|
| Name: | Kishore | GTID#: | 9 |
| correct choic (i) Branch ins (ii) Load instr (iii) Data depen | uctural hazard in a | gram am am | s due to (circle the |
| | following three consipelined processor w | | ctions in a program in orwarding: |
| I1: R1 ← R2 I2: R1 ← R3 I3: R5 ← R1 | + R4 | | |
| The state of the | pipeline is: | | |
| IF IF | D/RR → EX | → MEM | WB II |
| (i) (2 points) A I2 in ID/RR I3 in IF | t what stage of the p | pipeline are I2 | 2 and I3? (+1) (+1) |
| (ii) (3 points) | Why are I2 and I3 who | ere you have sh | nown them to be? |
| I2 notices that | the B bit is set for | r R1 indicatino | a a WAW hazard. So it wait |


- I2 notices that the B bit is set for R1 indicating a WAW hazard. So it waits for that condition to go away in ID/RR stage. (+2)
- I3 is waiting behind I2 in IF (+1)

Prism ID:______
Name:_____Kishore_____ GTID#: 9_____

(c) Consider the following instructions in flight in a pipelined processor with register forwarding:

I1: R0 ← R2 + R3
I2: R3 ← R0 + R1
I3: R7 ← R3 + R9
I4: R8 ← R0 + R7
I5: R7 ← R6 + R8

The partial state of the pipeline is:



(i) (2 points) At what stages of the pipeline are the other instructions?

(+0.5 for each)

(ii) (6 points) Recall that associated with each element of the register file are a busy bit (B) and a read pending signal (RP) as shown below. **Fill in** the state of the B and RP bits in the register file given the state of the pipeline as you have it in your answer for part (i).

(Note on the answer key: RP is a signal that is asserted ONLY by the instruction in ID/RR stage; Therefore, AT MOST 2 registers will have the RP signal asserted).

I4 needs to read R0 and R7 and both are being written by earlier instructions that are in flight in the pipeline. So RP for R0 and R7 will be 1.

RP

-1 for each incorrect entry

| | Ь | KF | |
|-----------|---|----|---|
| R0 | t | ı | _ |
| R1 | | | |
| R2 | | | |
| R3 | l | | |
| R4 | | | |
| R5 | | | |
| R6 | | | |
| R7 | • | ١ | |
| R8 | | | |
| R9 | | | |

'B' everywhere else

| Nam | e: | _Kishore | Prism II _ GTID#: 9 | D: |
|--------|--|---------------------|------------------------|----|
| 3. (10 |) points, 7 min |) | | |
| (a) Gi | ven the followi BEQ L1 ADD LW | ng sequence of inst | ructions: | |
| L1 | NAND SW | | | |

The processor uses branch prediction assuming the sequential path to be the probable one.

In the actual execution of the above code snippet, the prediction turns out to false.

(i) (8 points) Fill in the "waterfall diagram" below showing the progress of the above instructions through the pipeline stages.

| Cycle | IF | ID/RR | EX | MEM | WB | |
|--------|-------|-------|-------|-------|-------|--|
| Number | | | | | | |
| 1 - | BEQ 🔪 | | - | - | - | |
| 2 | ADD | BEQ 🔽 | - | - | - | |
| 3 | LW | ADD | BEQ 🔀 | - | - | |
| 4 | NAND | NOP | NOP | BEQ 🚤 | - | |
| 5 | SW | NAND | NOP | NOP | BEQ 🚤 | |
| 6 | - | SW | NAND | NOP | NOP | |
| 7 | - | - | SW | NAND | NOP | |
| 8 | | | - | SW | NAND | |
| 9 | | | | - | SW | |

```
(+1 for each correct diagonal for BEQ, NAND, SW)
(+2 for correct diagonal for ADD and LW)
(+1 if the whole thing finished in 9 cycles)
```

(ii) (2 points)What is the observed CPI for the instructions that actually get executed (BEQ, NAND, SW)?

```
Observed CPI = 9/3 = 3 (+2)

(all or nothing)
```


| | D: | | |
|--|---|---|--------------------------|
| Name: | Kishore | GTID#: 9 | |
| Process Schedulin 4. (14 points, | | | |
| One of the follow 1. General Put 2. Program con 3. Layout of the second of the seco | rpose Registers that inter and the regist the program in memor nformation | the state of a running are visible to the in er that represents the | nstruction set |
| (b) (4 points) What is the diffe | erence between a "sc | heduler" and a "dispa | tcher"? |
| Scheduler picks policy (FCFS, RR | | to run commensurate | with the scheduling (+2) |
| | | gisters (GPRs, PC, e scheduler) from the | |
| A preemptive school 1. A trap 2. An extendal 3. The current control of the current control of the current control of the current curre | Select one correct of eduling algorithm re instruction rnal interrupt rently running procedently running procedently running procedently running procedent. | quires | uest |
| Upon context swiprocess in 1. The system 2. The PCB for 3. The user si | stack r that process | noice) saves the volatile s | state of the current |
| I want to know | will help me determi iting time rnaround time ation | is for executing my | gaming application |
| One of the follow 1. They are be 2. Both of the | | ommon to SJF and priomarvation" | rity schedulers: |

4. They both lead to the best average waiting time for processes

5. They both suffer from convoy effect

Prism ID:______
Name:_____Kishore_____ GTID#: 9_____

5. (10 points, 5 min)
Given the picture of the RR scheduler:



Fill in functionally the work to be done in each of the components of the RR scheduling framework (your work on the next page).

The level of detail expected for the "work to be done" is ("get head of the ready_q"; "dispatch selected PCB on the processor"; "upcall to RR Scheduler"; "save context of running process in PCB"; etc.).

| | | Prism ID: | |
|----------|--|----------------------------|--|
| Name: | Kishore | _GTID#: 9 | |
| Schedu | ler: get head of ready queue; set timer; dispatch; | (Ar) | |
| Timer in | nterrupt handler: save context in PCB; upcall to scheduler; | (+2) | |
| I/O requ | est trap: save context in PCB; move PCB to I/O queue; upcall to scheduler; | (+r) | |
| I/O com | pletion interrupt handler: save context in PCB; move PCB of I/O complete upcall to scheduler; | ed process to ready queue; | |
| Process | termination trap handler: Free PCB; upcall to scheduler; | (+2) | |

(-0.5 for each missed "work to be done")

| | | | Prism ID: | |
|--------|------------|-------------------|---------------------|--|
| Name | : | Kishore | GTID#: 9 | |
| Memory | Management | and Virtual Memor | ry (Note: K = 1024) | |

6. (10 points, 5 min)

(a) Consider the following allocation table with fixed-size partition memory allocation.

Memory

Allocation table

| | | | 1 .) | 2K |
|--------------|----------------|--------------|--------------|------|
| Occupied bit | Partition Size | Process | 17 | , 3K |
| 1 | 5K | P2 (need 2K) | 7 | 6K |
| 1 | 8K | P1 (need 6K) | 57 | 2K |

(i) (2 points) How much is the internal fragmentation?

5 K (+2)

(ii) (2 points) How much is the external fragmentation?

0 (+2)

(b) (3 points)

Virtual address is 32 bits; pagesize 4 Kbytes; How many entries are there in the page table?

```
Number of bits in page offset = log_24K = 12 (+1)

Number of bits in VPN = (VA size - page offset size)= 20 (+1)

Number of entries in page table = 2^{VPN} = 2^{20} (+1)
```

(c) (3 points)

For the same memory system as in (b), the physical address is 24 bits. How many physical page frames does the memory system have?


```
Number of bits in PFN = (PA size - page offset size)= 12 (+2)

Number of physical frames = 2^{PFN} = 2^{12} (+1)
```

| | | Prism ID: | |
|-------|---------|-----------|--|
| Name: | Kishore | GTID#: 9 | |

Demand paging, Working set, page replacement

- 7. (20 points, 15 min)
- (a) Consider a 5-stage piplelined processor, which uses demand-paged virtual memory management. Instruction I2 incurs a page fault.



- (i) (2 points) What will happen to the instructions in flight in the processor?
- I1 allowed to complete (+1)
 I3, I4, and I5 squashed (+1)
- (ii) (2 points) At which instruction will the program be resumed?

The program will resume execution from I2. (+2)

(iii) (2 points) What additional information is needed to be carried along in the buffers between the stages for demand paging to work in a pipelined processor?

The PC value corresponding to every instruction has to be sent along from buffer to buffer. That's the way the OS will know where to restart the process that incurred the page fault. (+2)

(b) (2 points)

In page-based virtual memory system, what information is in the PCB that identifies to the OS the memory space occupied by the process?

PTBR (The page table base register) field. This points to the memory region where the PT for a given process is kept by the OS. (+2)

(c) (3 points)

The freelist (as shown below) is a data structure of the memory manager that contains the pool of page frames that are available for allocation to satisfy page faults.

| Name: | e:Kishore_ | | GTIE | ID: | | |
|----------|----------------------|--|----------------------|-------------|----------------------|-----|
| freelisţ | Pframe 52 | | Pframe 30 | | Pframe 20 | |
| | <pid, vpn=""></pid,> | | <pid, vpn=""></pid,> | | <pid, vpn=""></pid,> | > " |

Each entry in the freelist, shows the page frame number that is available for allocation as well as the reverse mapping, i.e., the process-ID and the VPN of that process that was hosted in this page frame. What is the purpose of this reverse mapping for a page frame that is in the freelist?

The freelist is a convenience for the memory manager to handle a page fault immediately (without having to run a page replacement algorithm to secure a free physical frame). However, the pframes in the freelist have not yet been allocated to any other process and therefore they contain the contents of the virtual pages of the processes that previously had them as part of their memory footprint in the physical memory. In the above list, let's say pframe 52 used to belong to <PID=P2, VPN=48>. Suppose the next time P2 is run on the CPU, it page faults on VPN = 48. In that case, there is no need to do I/O; simply remap pframe 52 in the page table for P2 at VPN = 48. Thus, the purpose of the reverse mapping is an optimization to avoid I/O (which is expensive) if the missing virtual page for a faulting process is already present in the freelist of pframes. (+3 for a good explanation)

(d) (3 points)

Why is it infeasible to implement a true LRU algorithm for page replacement in the operating system?

To implement True LRU, we need the order of memory accesses. A way to do this is to use a push down stack which contains at the top of the stack the MRU page frame, and at the bottom the LRU page frame. On every memory access this stack has to be updated to bring the referred page frame to the top. Who has to do this? Of course, the hardware since you will be unhappy if the OS gets in the middle of every one of your loads and stores! How big is this stack? As big as the number of page frames! This makes it infeasible to implement in hardware, which is why true LRU is infeasible.


(+3 for a good explanation)

(e) (2 points)

What is the difference between a simple FIFO page replacement algorithm and the "second chance" page replacement scheme(aka "clock" algorithm)?

In Clock the FIFO candidate gets a second chance (meaning it will not be chosen as a victim) if its reference bit is set. (+2)

| | | Prism ID: | | |
|-------|----------|-----------|--|--|
| Name: | _Kishore | GTID#: 9 | | |



(i) (2 points) In the picture above, why does the CPU utilization increase as we increase the degree of multiprogramming?

Normally, since processes flip between computing and I/O activities, having more processes ready to go in physical memory allows the OS to keep the processor utilization high. This is the reason why as we increase the degree of multiprogramming the utilization goes up (for a while) (+2)

(ii) (2 points) Why does CPU utilization start decreasing beyond a certain point?

However, note that if a process does not have its working set in memory it will page fault to bring it in. When the degree multiprogramming exceeds a threshold, none of the processes have their working set in memory, so they are constantly page faulting...this is "implicit I/O" and so the processor utilization starts dropping. This phenomenon is called "thashing." (+2)

TLB and Processor Cache (Note: K = 1024)

8. (20 points, 10 min)

(a) (4 points)

A TLB is a small table implemented in hardware to speed up memory access in a virtual memory system. Explain the principle behind the concept of a TLB.

Spatial locality: (+1)

- Sequentiality of instructions in a program
- Sequentiality of complex data structures such as arrays and structs

Temporal locality: (+1

• Behavior of programs that make them re-visit the same instructions and or data structures repeatedly over time.

Stash away recent translations from the page table (in physical memory) in a small high speed "memory" (similar to registers in terms of hardware implementation) close the processor. (+1)

Subsequent translations become faster since we don't have to go to physical memory (i.e., page table) to do the translation. (+1)

(b) (4 points)

| | | Prism ID: |
|---|--|--|
| Name: | Kishore | GTID#: 9 |
| | ion for implementi xed and physically | ng the cache closest to the CPU as a tagged" cache? |
| translati This brin increases By using translati | on to convert the gs the TLB lookup the latency and the bits of the vion as "index" into | al address, we have to do address (+1) virtual address to physical. into the critical path for cache access and herefore increases the CPU cycle time. (+1) rtual address that remains unchanged in the the cache, we can do the address up) in parallel with the cache lookup. (+2) |
| and tag? | | d using the virtual address for both index |
| We will have to | flush out the cac | he on every context switch. (+2) |
| V Tag data O Cache siz Cache siz 32-bit by Each memo cache blo | V Tag data N | bytes |
| • one valid | bit per block. | |
| (i) (4 points) | How big is N in t | he above picture (show your work)? |
| Number of block | s in the cache = c | ache size / blocksize = 128K/16 bytes = 8K |

t = size of address - (b + n) = 17 bits

| | | | Prism ID: | | |
|--|------------------------------------|-------------------------|-----------|--|--|
| Name: | Kishore_ | GTID | #: 9 | | |
| (ii) (6 points) The 32-bit memory address is split into block offset, tag, and index as shown below: | | | | | |
| Cache Tag | Cache Index | Block Offset | | | |
| t | n | b | ı | | |
| What are the va | alues of t , n , and | d b (show your w | ork)? | | |
| b = log ₂ blocksize = 4 bits (+2 | | | (+2) | | |
| $n = \log_2 N = 11 \text{ bits} $ (+2) | | | (+2) | | |

(+2)