what is "starvation"? (i.e., define the term) What is one example of a scheduling algorithm that manuffer from starvation? HI mention of process being denied CPW HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation? HI mention of cause being the scheduling algorithm that manuffer from starvation algorithm that manuffer from starvation algorithm that man	Description (25 pts.) pts. of 4 (Graded by) What is "starvation"? (i.e., define the term) What is one example of a scheduling algorithm the offer from starvation? +1 mention of process being denied CP	hat ma
pts. of 4 (Graded by:	pts. of 4 (Graded by) What is "starvation"? (i.e., define the term) What is one example of a scheduling algorithm the uffer from starvation? +1 mention of process being denied CP	hat ma
What is "starvation"? (i.e., define the term) What is one example of a scheduling algorithm that mainter from starvation? +1 mention of process being denied CPW +1 mention of cause being the scheduling algorithm that mainter from starvation? +2 correct ex am ple (SJF, SRTF, Propts. of 10 (Graded by:) What is "starvation"? (i.e., define the term) What is one example of a scheduling algorithm the differ from starvation? +1 mention of process being denied CP	hat ma
Hentron of process being denied CPU Hentron of process being denied CPU Hentron of cause being the scheduling algorithm and the sc	+1 mention of process being denied CP	
+ I mention of cause being the scheduling algorithms algorithms are scheduling algorithms. + 2 correct ex ample (SJF, SRTF, Prince) — pts. of 10 (Graded by:	+1 mention of process being denied CP	M
+ I mention of cause being the scheduling algorithms algorithms are scheduling algorithms. + 2 correct ex ample (SJF, SRTF, Prince) — pts. of 10 (Graded by:	1 10 (1) 10	
+2 Correct ex cample (SJF, SRTF, Prn pts. of 10 (Graded by:	+ mention of cause being the scheduling	al
Given the following processes that have the stated arrival times, run the stated CPU burst, followed by the stated I/O burst, and finally the stated second CPU burst, draw the CPU and I/O timelines for a bund robin scheduler with time slice (quantum) 3 ms. Tocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 2 t = 2 ms 5 ms 2 ms 4 ms	1. 1. (Colors of Colors of	0 -
Given the following processes that have the stated arrival times, run the stated CPU burst, followed by the stated I/O burst, and finally the stated second CPU burst, draw the CPU and I/O timelines for a bund robin scheduler with time slice (quantum) 3 ms. Tocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 t = 2 ms 5 ms 2 ms 4 ms	12 compet example (SJF, SKIT, I	ric
Given the following processes that have the stated arrival times, run the stated CPU burst, followed by the stated I/O burst, and finally the stated second CPU burst, draw the CPU and I/O timelines for a bund robin scheduler with time slice (quantum) 3 ms. Tocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 t = 2 ms 5 ms 2 ms 4 ms	pts. of 10 (Graded by	y:
y the stated I/O burst, and finally the stated second CPU burst, draw the CPU and I/O timelines for a bund robin scheduler with time slice (quantum) 3 ms. Process Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 2 t = 2 ms 5 ms 2 ms 4 ms		
rocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 2 t = 2 ms 5 ms 2 ms 4 ms		
rocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burst (#2) 1 1 t = 0 ms 2 ms 3 ms 3 ms 2 t = 2 ms 5 ms 2 ms 4 ms		ioi a
1 1 t = 0 ms 2 ms 3 ms 3 ms 2 t = 2 ms 5 ms 2 ms 4 ms	ound robin scheduler with time since (quantum) 5 ms.	
2 2 t = 2 ms 5 ms 2 ms 4 ms	rocess Priority Arrival Time CPU Burst (#1) I/O Burst CPU Burs	st (#2)
	1 1 1 0 ms 2 ms 2 ms 2 ms	
3	1 (=0 ms 2 ms 3 ms 3 ms	
	2 2 t = 2 ms 5 ms 2 ms 4 ms 3 t = 3 ms 3 ms 4 ms 2 ms	
	2 2 t=2 ms 5 ms 2 ms 4 ms 3 1 t=3 ms 3 ms 4 ms 2 ms 0 1 2 5 8 11 12 13 15 19	
P1 P2 P3 P1 P2 P3 P2	2	
	2	

for each incorrectly scheduled block for preempting in 1/0 queue

Points This Page:

Page 2

2 5 8 12 14

If no preemption,

CS 2200: Systems - Test 2

else

the stated CPI	ollowing CPU and I U burst, followed b	/O timelines, show by the stated I/O bu	ring processes vurst, and finally	pts. of 4 (with the stated arriva the stated second Cf quantum/time slice	I times, then run PU burst, which
Process	Arrival Time	CPU Burst (#1)	I/O Burst	CPU Burst (#2)	
P1	t = 0 ms	5 ms	1 ms	5 ms	
2	t = 0 ms	2 ms	2 ms	2 ms	
3	t = 0 ms	4 ms	4 ms	2 ms	
CPU P2 /O = 0	P3	P2 P3	P1	P3 P1 13 14 15	P1
	Shortes (SRTF (SRTF (SVF,	t Job w/ quantum w/ quantum but specifie	First ≥ 5 ms < 5 ms, or ed a qua	ro quantum ntum = half	lit) 1 = half cre 2 credit) Graded by:

+1.5 per example

.SUF
.SRTF
.Priority

_ pts. of 4 (Graded by: ____)

e) What is one advantage and one disadvantage of the Shortest Remaining Time First (SRTF) algorithm?

+2 for an advantage:

• no convoy effect

• lower average wait time (vs. FCF5)

+2 for a disadvantage:

• starvation

	Initials: Login:
2) Vir	rtual Memory (Paging & Segmentation) (30 pts.)pts. of 3 (Graded by:)
	ose a system has 1024 entries in each page table and 23-bit virtual addresses. How big is each
page?	VPN size = loga (1024) = 10 bits
+	offset bits = addr. size - VPN size = 23-10=1
+1	page size = 2 offset-bits = 2 Bytes = 2 KB = 8 K
	(-1/2 for simple math errors or wrong units)pts. of 2 (Graded by:)
	ose the same system has 65,536 (that's 64*1024) physical frames. How many total bits must the laddress have?
+	PFN size = loga (65, 536) = 16 bits
+1	addr. size = PFN size + offset bits = 16+13= 2
	(-12 for simple math errors)
	pts. of 2 (Graded by:)
c) What	t term means that the processor spends more time swapping pages into and out of memory than

it does running user processes?

ta Thrashing

	Initials:	Login:	<u>andilor</u>	
	Line Division		pts. of	7 (Graded by:)
	the following seven operations to Put the five correct operations in			no free frame in
2. us 3. lo 4. us 5. us 6. se 7. lo vi 6, 4e: 1 but mus e) Assume	odate the page table of faulting per victim frame to the frame table to find the proposition of the faulting page is curreding the disk map of faulting processing the disk map of the victim processing the disk map of the victim process up the frame table to identify the page in the victim page table of the page in the victim page in the victim page in the victim page in the vict	cess that owns the factorial in physical memoress, load the faulting rocess, copy the victir int (and the associate the victim process are + 1 + 2	aulting page fory page from the disk in page to the disk (if d victim frame) nd invalidate the page each corre putting the (+ partial one ispts. of	into the victim frame fairty) ge table entry of the early chasen number em in correct on a credit if only out of order) 8 (Graded by:) whose VPN equals
				ges will be in which
FN	VPN			VPN
0	0 7			+2 00
t	1	6	3	3 Connect A
2	2	5		5
3	3		7	7
	+1 partial crea	dit if show	ved work a	and frame one mistake
CS 220	0: Systems – Test 2	Points This Pa		Page 5

T THE

ye kontrûl (Life, Ita)	pts. of 2 (Graded by:)
) In the above example (f), how much external fragmentation is there at	the end?
+2 None	
(or Zero)	
with private makes that standard to	pts. of 4 (Graded by:)
g) What is one advantage and one disadvantage of using segmented men	mory?
no internal fragmentation program structure / organt a disadvantage: h) During the time interval t1-t2, the following virtual page accesses are page size is 1 KB. What is the working set size for process P1? 0, 1, 2, 3, 4, 5, 0, 1, 2, 1, 2, 3, 6 unique pages + 2 6 pages	fragmentation fragmentation pts. of 2 (Graded by:) e recorded for process P1. The
WAY I	FMINEN
	0 6,

3) Caching (10 pts.)

___ pts. of 4 (Graded by: ____)

a) Consider the following C code:

```
int my_array[SIZE];
for (int i = 0; i < SIZE; ++i) {
    if (i < 2) {
        my_array[i] = I;
    } else {
        my_array[i] = my_array[i-1] + my_array[i-2];
}</pre>
```

(i) What type of locality does the variable i exhibit?

(ii) What type of locality does the array my_array exhibit?

____ pts. of 6 (Graded by: ____)

b) Suppose a byte addressable memory system has a total of 8 GB of main memory. How many tag bits will a direct mapped cache with data size 256 KB (i.e., 256 KB is how much data from main memory it can hold), and block size 16 bytes need in order to support this memory?

the can hold), and block size 16 bytes need in order to support this memory?

+| addr size = $log_2(8 GB) = log_2(8 \cdot 1024 \cdot 1024) = 33 \text{ bits}$ (+| offset bits = $log_2(16) = 4 \text{ bits}$ +| index bits = $log_2(16) = 4 \text{ bits}$ +| cequation) tag bits = addr size - index bits - offset bits

+| (final answer) = 33 - 14 - 4 = 15 bits

CS 2200: Systems - Test 2

Alternatively, may have found in one step

index + offset bits = log_(256 KB)

= 18 bits

Page 7

	Initials:	Login:	Alestinia .	
4) Review (cu	imulative mater	ial) (10 pts.)	pts. of 2 (Graded by:	
			RF), how many clock cycles into the A and B registers of	the
			pts. of 2 (Graded by: _)
	gram discontinuity is cor			
+2	Interro	upt		
			pts. of 2 (Graded by:	_)
a for all input	e of something that would ny of: at arrives of the second control	n a device keyboard)	pts. of 4 (Graded by:	
d) What does it mean	for a register to be "cal	lee saved"?		(u)
he proce	edure that	- gets cal	lled (the "cal	lee)
+2 m	t and before	that regis	es to use the register before	regis
- Long (Fred			agol = arid x	

Initials:Login:
5) Pipelined Architecture (25 pts.)pts. of 5 (Graded by:)
a) Explain the difference between latency and throughput in the context of a pipelined processor implementation. What are the metrics used for each (i.e., in what units are they measured)? 2 for the first correct . Latency is the time required for each additional to execute each instruction to execute each instruction (a latency is measured in average cycles per instruction (a latency is how many instructions can be done in a given amount of time. Throughput is measured in average instructions per cycle (IPC)pts. of 3 (Graded by:) b) Why is "flushing" necessary in order to benefit from branch prediction? +1 if the predicted branch is wrong, (the partially completed instructions and the allowed to complete (or must be aborted, etc.)
pts. of 2 (Graded by:)
c) "Read after write (RAW)" and "Write after read (WAR)" are examples of which type of hazard?
+2 Data Hazard
The second secon

	Initials:	Login:	alama)
		(21q 2S) 9	pts. of 2 (Graded by:)
one ALU in the proc		ferent pipeline stages nee	ed to use and ALU, but there is only
+2	Stru	ctural	Hazard
			pts. of 3 (Graded by:)
other stages?			the same number of cycles as the
+3	The slower that li	est stage mits the	speed of all s
	100 51	owest com	ove on until apletes r about moving in
		princip 3	pts. of 10 (Graded by:)
	oly the hardest problem of mpted the entire test.	on the test. We suggest y	ou come to this at the very end
Given the following hown below:	ng 5 stage pipeline specif	ications, fill in the waterf	all diagram for the code fragment
Write back m the	data is available on the neaning that ID/RR canno same register (reading a		me clock cycle in which WB writes OK, though)
	are initialized to zero at hrough the write back sta		top filling in the diagram once each
continued on next	page)		
CS 2200: Sys	tems - Test 2	Points This Page:	Page 10

Points This Page:

Initials: ____Login: ____

	addi Rl	, R2, 0x10	1	11		
Loop:		, R3, End		12		
	LW R2	, 0(R1)	- 1	13		
		, 0(R2)		14		
	addi R4	, R2, 0x42	1	15	2	Missing LW Stall
	addi R3	, R3, 0x1	1	16	- 3	Missing LW stall
	beq R3	, R3, Loop	1	17	-2	Missing WB stall for each actual extra No
End:	18					Not flushing
	19				-3	Not justing I2 after the second loop

	WB	MEM	EX	ID/RR	IF	Cycle
		2015	HIGH	THO TO	11	1
				I1	12	2
	Uperly)	Seile Izos	I1	12	13	3
	New 1	II	I2	工3	I4	4
	11	I2	I3	14	15	5
* NOP I	I2	I 3	нор	IY	I5	6
	I3	HOP	14	15	16	7
* NIG I	NOP	IY	NOP	15	I6	8
	IY	NOP	I5	I6	IT	9
	NOP	I5	I6	In	I8	10
	15	16	17	I8	I9	11
of flush	16	I	904	408	香 T2	12
	17	NOP	NOP	新 I2	Iz	13
,	(I) etc.	Alternation of the second	1000000			14
	1000	fer Versalemini				15
	11100		Name of the last			16