		Prism ID:		
Name:	Kishore	GTID#: 9		

Decalalam	Dointe	Took	C =	Dumming Matel	Шл
Problem	Points	Lost	Gained	Running Total	TA
1	1				
2	10				
3	9				
4	10				
5	15			5	
6	20				
			4		
7	10				
8	10		,,,	( ( )	
9	15				
Total	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please do not discuss this test by any means (until 5 pm today)
- Please look through the entire test before starting. WE MEAN IT!!!

### Good luck!

1. (1 point, 1 min) (circle one - you get a point regardless of your choice)

Paper or plastic?:

- (a) Paper
- (b) Plastic
- (c) No preference,
- (d) I don't care about politics

None of the above! BRING YOUR OWN REUSABLE BAG!

		Prism ID:
Name:	Kishore	GTID#: 9

### Processor design

2. (10 points, 10 mins)

Given the software convention for registers:
 a0-a2: parameter passing
 s0-s2: callee saves if need be
 t0-t2: caller saves if need be
 v0: return value
 ra: return address
 at: target address
 sp: stack pointer

Recall that JAL instruction of LC-2200 has the following semantics:

The state of the stack is as shown below. To help you out, we have put down the action corresponding to saving s registers on the stack. Fill out the actions similarly for the other entries on the stack (who is responsible for the action caller/callee, and what is the action).

Your answer:

Stack

Stack Pointer→	Local Variables	Callee allocates any space needed for local variables
	Saved s Registers	Callee saves any s registers it plans to use in the procedure
	Prev Return Address	Caller saves the current return address before executing JAL
	Add'l Return Values	Caller allocates space for additional return values beyond v0
	Add'l parameters	Caller places additional parameters beyond a0-a2 on the stack
	Saved t registers	Caller saves any t registers whose values it needs upon return


		Prism ID:
Name:	:Kishore	GTID#: 9
3. (9 pc What is	oints, 5 mins)	onsider both storing a value into it
Your ans	swer (need three valid reasons f	or full credit):
1)	Need to know where to return t	o after a procedure call
2)	Need to know where to jump to	on branches and procedure calls
3)	Need to know where to resume e interrupt	xecution of a program after an
_	points, 5 mins)(select the corre activation record of a procedure	
<u>x</u>	is usually on the stack	
	is usually kept in processor re	gisters
	is usually kept in a special ha	rdware
	is usually allocated in the hea	p space of the program
		tic (global) data space of the program
	all of the above	
	none of the above	
(b) A Fr	rame Pointer	
	is the same as a stack pointer	
<u>x</u>	is a fixed harness into the act executing procedure	ivation record for the currently
	is not a register at all	
	is implemented in memory	
	is used for parameter passing d	uring procedure call
	all of the above	
	none of the above	

		Prism ID:	
Name:	_Kishore	GTID#: 9	

### Datapath elements

5. (15 points, 10 mins)

Shown below is a 16 element dual-ported register file (DPRF). Each register has 24 bits.  $A_{address}$  and  $B_{address}$  are the register addresses for reading the 24-bit register contents on to Ports A and B, respectively.  $C_{address}$  is the register address for writing Data\_in into a chosen register in the register file. RegWrEn is the write enable control for writing into the register file.



Answer the following:


(a)	Data_in has		24	wires
(b)	Port A has		_24	wires
(c)	Port B has	<del>\</del>	_24	wires
(d)	A <sub>address</sub> has _		4	_ wires
(e)	B <sub>address</sub> has	~(0)	4	_ wires
(f)	C <sub>address</sub> has		_4	_ wires
(a)	RegWrEn has		1	wires

		Prism ID:	
Name:	Kishore	GTID#: 9	

### Control

6. (20 points, 15 min)

You are given below a datapath similar to what we have discussed in class.



We have decided to add a complex instruction **POPM** to LC-2200. The semantics of this instruction is as follows:

The instruction format is as shown below:

31	28	27 24	23 20	19	0
OPCO	DE	Rx	Ry	UNUSED	

Write the sequence for implementing the POPM (you don't need to write the fetch sequence for the instruction). For each microstate, show the datapath action (in register transfer format such as A <- Rx) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

Prism ID: GTID#: 9\_\_\_\_ Name:\_\_\_\_Kishore\_ 6. (Continued) Popm1: Ry -> MAR, A Control signals needed: RegSel = 01DrREG LdMAR LdA Popm2: MEM[MAR] -> Rx Control signals needed: DrMEM RegSel = 00WrREG Popm3: A + 1 -> Ry Control Signals needed: func = 11 DrALU RegSel = 01WrREG

			Pri	sm ID:
Nam	ne:Kisho	ore	GTI	ID#: 9
Inter	rupts, exceptions,	, and traps		
7 (1)	0 points, 10 mins)	)		
(Use	the following word	ds and phrases e		n filling in the blanks. to answer this question.
Word/	phrase list (separ	cated by comma):		
TABLE		DEVICE MANUFACTU		R (ETR), INTERRUPT VECTOR G SYSTEM, PROCESSOR
(a)	Upon an interrupt	from a device,	the processor	r enters the INT macro
	state at the end	of the <b>EX</b>	ECUTE	macro state.
(b)	Upon an internal	program discont	inuity such as	s divide by zero, the
	processor gets th	ne vector number	via the	<u>ETR</u>
(c)	Upon an interrupt	from a device,	the processor	r gets the vector number
	via the <u>BUS</u>	·		
(d)	The handler addre	ag for progogi	ng a dovigo ir	nterrupt is set in the
(u)				
	incerrape vector	casic (IVI) by		<u> </u>
(e)	RETI (return from	n interrupt) ins	truction can	only be executed in
	KERNEL_	mode of the pro	cessor	

		Prism ID:		
Name:	Kishore	GTID#: 9		

#### Performance

8. (10 points, 10 mins)

Based on typical workloads, HAL engineers figured out the following dynamic instruction frequencies for the three types of instructions:

- A 40%
- B 20%

C - 20%

Two engineering teams independently design processors for the same instruction set and come out with the following designs:

Ma:			Mb:		
Clock	cycle time	= 1 ns	Clock	cycle	time = $1.5 \text{ ns}$
Type	CPI		Type	CPI	
A	5		A	4	
В	3		В	2	
С	2		C	2	

(a) Which machine is faster?

Let E<sub>a</sub> and E<sub>b</sub> be the normalized execution times of Ma and Mb.

$$E_a = (N_A * CPI_A + N_B * CPI_B + N_C * CPI_C)_a * CYCLE-TIME_a$$
  
= (0.4 \* 5 + 0.2 \* 3 + 0.2 \* 2) \* 1 ns  
= 3 ns

$$E_b = (N_A * CPI_A + N_B * CPI_B + N_C * CPI_C)_b * CYCLE-TIME_b$$
  
=  $(0.4 * 4 + 0.2 * 2 + 0.2 * 2) * 1.5 ns$   
=  $2.4 * 1.5 ns$   
=  $3.6 ns$ 

Ma is faster than Mb

(b) what is the speedup of the faster machine over the slower machine

```
Speedup of Ma over Mb = execution time of Mb/execution time of Ma = 3.6/3 = 1.2
```

(c) what is the percentage improvement in the execution time of the faster machine over the slower machine?

```
Percentage improvement of Ma over Mb
```


= (difference in execution time/execution time on Mb) \* 100 = ((3.6-3)/3.6)\* 100 = (0.6/3.6) \* 100 =  $\underline{16.6}$ %

		Prism ID:		
Name:	Kishore	GTID#: 9		

### Pipelining

9. (15 points, 10 mins)

For the LC-2200 instruction set we are considering a pipelined processor design using a 5-stage pipeline as shown below



Assume the instruction going through the pipeline is SW Rx, Ry, offset; MEM[Ry + signed offset] <- Rx

31	28	27 24	23 20	) 19		0
Ор	code	RegX	Reg Y		Signed offset	

Considering only the SW instruction, show each item that must be stored in each of the pipeline registers along with its size in bits. You may assume the opcode is in all four of the registers

### FBUF (IF:ID/RR)

Same as IR in LC-2200; 32 bits

### DBUF (ID/RR:EX)

Opcode = 4 bits; Contents of Ry = 32 bits; Contents of Rx = 32 bits; Signed offset = 20 bits Total = 88 bits

### EBUF (EX:MEM)

Opcode = 4 bits; Result (contents of Ry + signed offset) = 32 bits; Contents of Rx = 32 bits Total = 68 bits

### MBUF (MEM:WB)

Nothing other than Opcode needed for this instruction Total = 4 bits