

Miscellaneous

- Float: 4, Long: 4/8, Pointer: 4/8, LL: 8, Long Double: 16
- 1 word = 32Bit = 4Byte = 8HexDigit = 4Row
- LC2K: 32b Addr/Instr, ARM 64b Addr, 32b Instr, 32 Reg
- Little Endian: read, store Bottom-Up
- Offset for ARM branch instr. is #instr. (*4 to get Addr/line)
- Header of Linux ELF has size of text, data, ST & RT
- Output based on current state: Moore; cur. state+input: Mealy
- RISC has fixed instr.len, more memory, generally faster
- Moore:transis*2 two yrs. DennardScaling:energy remains same

Binary Operations

- X-bit Two's Complement $[-2^{X-1}, 2^{X-1})$
 - 1: 0001, 0: 0000, -1: 1111, -2: 1110
 - $-A = \sim A + 1 = A \text{ nor } A + 1 = 0 \text{ nor } A + 1$
- Bit setting k digits at j-i: val |= (0bXXXX<i)
- Bit peaking k digits j-i: (val &= (0b111<i)) >>= i, k of 1s

C-ARM

- if (a % 2^n) → even
ANDI Xtemp, Xa, # $2^n - 1$
CBZ Xtemp, else / CMPI Xtemp, #0
- arr[i].var = arr[StructSAddr + i*size(arr) + varSAddrinStruct]
LSL Xtemp, Xidx, #log₂ sizeof(arr)
ADD Xtemp, Xtemp, #XbaseAddr
LDUR Xcxe, [Xtemp, #varSAddrinStruct] //Alignment
In LC2K, hw R_i, R_{ele}, BaseAddrOfarr [ONLY for arr of int]
For arr of struct of 2 int & access 2nd int, hw 2*R_i+1, R_{ele}, BA
3. arr[i].val = 2
LSR Xcxe, Xcxe, #1
STUR Xcxe, [Xtemp, #varSAddrinStruct]

Caller/Callee (Times #func execution)

- Caller: Locate all the assign. and set bkpt to split up the var liveness, if var not used in btw FC&assigning step, DON'T save. Caller save in leaf function. Ignore args, return. Loop var=#loop.
- Callee: 1 save at func start if appeared, ALWAYS 0 for main()

Type	Instr.	31-25 Unused	24-22 OPC	21-19	18-16	15-3	2-0
R	add nor lw sw beq	0	000 001 010 011 100	Reg A	Reg B	OSF16bit [-32768, 32767]	Reg Dst
J	jlr		101				0
O	halt noop		110 111				

add: R_{dst}.v = R_A.v + R_B.v; nor: R_{dst}.v = ~(R_A.v | R_B.v); 0x00?000?
lw: R_B.v = mem[R_A.v + OSF].v; 0x00?????
sw: mem[R_A.v + OSF].v = R_B.v; 0x00?????
beq: PC = (R_A.v == R_B.v) ? PC + 1 + OSF : PC + 1; 0x01?????
jlr: R_B.v = nextline.num; branch line.num = R_A.v; 0x01?0000
halt: ++PC and stop; 0x01800000, noop: ++PC; 0x01C00000
Label is only for OSF, for beq: label.v = label.linenum - (PC+1)

Linker

Symbol Table(No repeat)

- Any func(inc. main): only T when within file. NO func args.
- Var: extern(U), global/static/str literal(D).
- NO local, #def, #inc, struct declaration
- Relocation Table(May repeat in diff. lines, ONLY look in func)
- Func Calls: Only BL when NOT within file
- Global Var(Ignore all local var): LDUR for RetVal, LDUR if it's used in file (inc. comparison), Z=X+Y: LDUR X&Y, STUR Z; *, +=, ++: LDUR, STUR, strepy(X,Y): LDUR X, STUR Y, BL NO STUR for static local initialization and BL for sizeof()

Floating Point

IEEE: +0/-1(1bit), exp(8bit), mantissa(23bit)
Decimal→IEEE: Conv. DEC to BIN, move dot to left by k digits. Exp = k+127, Mantissa = digits after dot (extend to 23bit)
IEEE→Decimal: Add implicit 1. to the front of mantissa.
Shift right dot by Exp-127 times and convert it to decimal

Struct Alignment (X-bit archi. affects pointers)

- Primitive: StartAddr is divi. by own size
- Struct: StartAddr & StructSize are divi. by largest atomic size
- Maximize by putting in size in ascending or descending order

MultiCycle LC2K Latency(FDEMWW)

	R	R	A	R	W	W	C
	I	F	U	D	D	F	y
	M	R	L	M	M	R	c
add	✓	✓	✓			✓	4
nor	✓	✓	✓			✓	4
sw	✓	✓	✓	✓	✓		4
lw	✓	✓	✓	✓		✓	5
beq	✓	✓	✓			✓	4
jlr	✓	✓				✓	4
noop	✓						2
halt	✓						

Bit Encoding





#STbits = log₂ #states
#ROMbits = 2^{#INbits + STbits} × (#OUTbits + STbits)

Execution Time/Runtime


= #Instr. × CPI × Clock Period = #Cycles × Clock Period/Cycle
= (#lw*5 + #noop/halt*2 + #rest*4) × Clock Period

Logic & Gates







$A \wedge B = (A \& B) | (\sim A \& \sim B) = (A|B) \& \sim(A \& B)$
 $\sim(A \wedge B) = (\sim A) \vee (\sim B) \& (\sim A|B) = (A \& B) | \sim(A|B)$
 NAND: 1110, NOR: 1000, XOR: 0110, XNOR: 1001
 $\sim a = a \text{ NOR } a = a \text{ NOR } 1 // a \text{ NOR } 1 = 0$
 Let $G=(a \text{ NOR } b)$, $H=(a \text{ NOR } a)$, $M=(b \text{ NOR } b)$
 $a \text{ OR } b = G \text{ NOR } G // a \text{ AND } b = H \text{ NOR } M$
 $a \text{ NAND } b = (a \text{ AND } b) \text{ NOR } (a \text{ AND } b)$
 $a \text{ XOR } b = (a \text{ AND } b) \text{ NOR } G$
 $a \text{ XNOR } b = (a \text{ NOR } G) \text{ NOR } (b \text{ NOR } G)$
 $= (b \text{ NOR } H) \text{ NOR } (a \text{ NOR } M)$
 $\sim a = a \text{ NAND } a = a \text{ NAND } 1 // a \text{ NAND } 0 = 1$
 Let $Q=(a \text{ NAND } b)$, $T=(a \text{ NAND } a)$, $W=(b \text{ NAND } b)$
 $a \text{ AND } b = Q \text{ NAND } Q // a \text{ OR } b = T \text{ NAND } W$
 $a \text{ NOR } b = (a \text{ OR } b) \text{ NAND } (a \text{ OR } b)$
 $a \text{ XOR } b = (a \text{ NAND } Q) \text{ NAND } (b \text{ NAND } Q)$
 $= (b \text{ NAND } T) \text{ NAND } (a \text{ NAND } W)$
 $a \text{ XNOR } b = (a \text{ OR } b) \text{ NAND } (a \text{ NAND } b)$



D Latch: Change in D is completely reflected in Q thruout the entire window when G is high. Copy exactly D for every corres. high G window & extend horizontally for low G(it rmb last value it reads). It's unstable as fluctuation in D will propagate.



D FlipFlop: D is only read in at rising edge and keeps it constant till next rising edge (thruout one cycle). Extend the D level at start of clock all the way to end of clock.




Control Signal of Single-Cycle ROM

Meaning	0	1
WFR to R _B /R _{dst}	R _B	lw, jalr
WFR from Memdata/ALU _{res}	Memdata	lw, sw
WFR from Memdata/ALU _{res}	Memdata	lw, sw
WFR?	No	sw, beq
OSF/R _B	OSF	lw, sw
ADD/NOR	ADD	lw, sw
Touch Mem?	No	lw, sw
R/W data	Read	lw
		Write
		sw

int32-t=i0
data[i]
no data[]
x3
2m states 2m-2k
k outputs
x5 = data[i]

$$0.75 \cdot 2^4 = 0.2 \cdot 2^4 = 1$$

Multi-Cycle Datapath(FDEMW)




Output: Control Signals		Next State	
Labels	Meaning	0	1
PC _{en}	Write PC from ALU _{res} ?	No	Yes: ONLY Decode
MUX _{addr}	Read Mem[addr] from PC / RA + OSF	PC	RA + OSF: Only lw, sw C4
Mem _{en}	Mem Instr?	No	Yes: Only Fetch, lw, sw C4
Mem _{r/w}	Read/Write Mem	Read	Write
IR _{en}	Write into IR?	No	Yes: ONLY Fetch
MUX _{dest}	Write R _B /R _{dst}	R _B : Only lw C5	R _{dst} : Only add C4
MUX _{rdata}	RFR from M[addr]/ALU _{res}	M[addr]: Only lw C5	ALU _{res} : Only add C4
Reg _{en}	WFR?	No	Yes: Only add C4 & lw C5
MUX _{alu1}	PC/RA	PC	RA: Only add, lw, sw C3, beq C4
MUX _{alu2}	R _B / 1 / 0 / SEof	R _B : (00)	1: (01) 0: (10) SEof: (11)
ALU _{op}	ADD/NOR	ADD	NOR

1. Fetch: a) RIM from PC and store into IR b) Calculate PC+1


a) MUX_{addr} = 0, Mem_{en} = 1, Mem_{r/w} = 0, IR_{en} = 1

b) MUX_{alu1} = 0, MUX_{alu2} = 01, ALU_{op} = 0




2. Decode: a) Update/Write PC b) RFR from IR & change state with opcode


a) PC_{en} = 1 b) IR was split into R_A, R_B & Opcode




ADD3: regA + regB




ADD4: regDst = ALU_{res}




LW/SW3: regA + OSF




SW cycle 4: mem[regA + offset]



LW4: M[regA + OSF]





LW5: regB = Mdata




Unused (fill seven 0)							Opcode			Reg A			Reg B			Unused (fill thirteen 0)													Dst Reg		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	?							0	0	0	0	0	0	0	0	0	0	0	0	0			
0							0									0															
Unused (fill seven 0)							Opcode			Reg A			Reg B			Offset Field (2's complement)															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0																									
0							0/1																								
Unused (fill seven 0)							Opcode			Reg A			Reg B			Unused (fill sixteen 0)															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	0	1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0							1									0													0		


Desired amount of data to transfer?	Operation	Example
64-bits (double word or whole register)	STUR (Store unaligned register)	0xFEDC_BA98_7654_3210
16-bits (half-word) from lower bits of reg	STURH	0x0000_0000_0000_3210
8-bits (byte) from lower bits of reg	STURB	0x0000_0000_0000_0010
32-bits (word) from lower bits of reg	STURW	0x1111_1111_7654_3210




BEQ3: PC + 1 + OSF




BEQ4: if (regA == regB)




ADD3: regA + regB




LW4: M[regA + OSF]



SW cycle 4: mem[regA + offset]



LW5: regB = Mdata



bits byte word

LDUR X3, [X4, #100]

- Load (unscaled) to register—retrieve a double word (64 bits) from address (X4+100)

LDURH X3, [X4, #100]

- Load halfword (16 bits) from address (X4+100) to the low 16 bits of X3—top 48 bits of X3 are set zero

LDURB X3, [X4, #100]

- Load byte (8 bits) from address (X4+100) and put in the low 8 bits of X3—zero extend the destination register X3 (top 56 bits)

What about loading words?

LDURSW X3, [X4, #100]

- retrieve a word (32 bits) from address (X4+100) and put in lower half of X3—top 32 bits of X3 are sign extended