

1

2

3

4


5

6

POWER



CLOCK




REGISTERS


A Register



B Register





Instruction Register



BUS

OUTPUT

1



Sheet: /
File: CPU_block_diagram.kicad_sch

Title:

Size: A4 | Date:

KiCad E.D.A. 9.0.7-rc2

Rev:
Id: 1/6

1


2

3

4

5

6



Simple Power Table

A

A

B

B

C

C

D

D

Sheet: /Power/
File: power.kicad_sch


Title:

Size: A4 | Date:
KiCad E.D.A. 9.0.7-rc2


Rev:
Id: 2/6

1 2 3 4 5 6


Astable Mode




Bi-Stable Mode (Debouncer)




Mono-Stable Mode




Logic



Logic Power



Decoupler



Sheet: /Clock Module/
File: clock_module.kicad_sch

Title: Clock_Module

Size: A4 Date:

KiCad E.D.A. 9.0.7-rc2

Rev:

Id: 3/6

1 2 3 4 5 6

