

Lab Report

CSE4010 Computer Architecture

Name: Zachary A. Hampton

Score: _____/10

Student ID: 008339494

Due: 02-09-2025

Lab: Lab 1 - Introduction to Verilog

Report

- What is Verilog and what is it used for?
 - Verilog is an IEEE-standardized Hardware Description Language (HDL) used for designing and modeling digital electronic systems, particularly in FPGA and ASIC development.
- What is a module and a testbench?
 - A module is the fundamental building block in Verilog; it defines a circuit's behavior, encapsulating functionality with specified inputs, outputs, internal logic, and potentially other modules.
 - A testbench is a Verilog module used for simulation, providing stimulus to a design under test (DUT) and verifying its behavior before actual hardware implementation.
- A brief but comprehensive description of what you've done and what you learned.
 - For Part A, I set up the 'wireTest' module and its corresponding testbench using the provided sample code. I then compiled and executed the simulation, generating a '.vcd' waveform file for analysis. Using GTKWave, I loaded the '.vcd' file and enabled the necessary variables to visualize their respective waveforms. For Part B, I wrote a similar module with an additional input and slightly different logic operations, resulting in a more complex waveform output.

Source Code for Part A

wireTest.v

Listing 1: wireTest.v

```

1 module wireTest (A,B,C);
2
3     input A;
4     output B;
5     output C;
6
7     assign B = A;
8     assign C = !A;
9
10 endmodule

```

wireTest_tb.v

Listing 2: wireTest_tb.v

```

1 `timescale 1ns / 1ns
2 `include "wireTest.v"
3
4 module wireTest_tb;
5
6 reg A;
7 wire B;
8 wire C;
9
10 wireTest uut (A, B, C);
11
12 initial begin
13
14     $dumpfile("wireTest_tb.vcd");
15     $dumpvars(0, wireTest_tb);
16
17     A = 0;
18     #20
19
20     A = 1;
21     #20
22
23     A = 0;
24     #20
25
26     A = 1;
27     #20
28
29     $display("Wire test complete!");
30
31 end
32
33 endmodule

```

Source Code for Part B

wireTest2.v

Listing 3: wireTest2.v

```
1  /*
2  Instructions from Dr. Ahmed:
3  Accepts two inputs W and X
4  Gives two outputs Y and Z
5  Set Y equal to the negation of X
6  Set Z equal to the negation of Y
7  */
8
9  // Define the wireTest2 module
10 module wireTest2 (W,X,Y,Z);
11
12     // Declare the inputs and outputs
13     input W;
14     input X;
15     output Y;
16     output Z;
17
18     // Assign Y to the negation of X
19     assign Y = !X;
20     // Assign Z to the negation of Y
21     assign Z = !Y;
22
23 // End the wireTest2 module
24 endmodule
```

wireTest2_tb.v

Listing 4: wireTest2_{tb}.v

```
1  /*
2  Instructions from Dr. Ahmed:
3  This file is used to test the wireTest2 module.
4  The testbench will set W and X to 0 and 1 in various combinations
5  and check that Y and Z are set correctly.
6  The testbench will output "Wire test complete!" when the test is
   done.
7  */
8
9  // Include the wireTest2 module and timescale of 1ns
10 `timescale 1ns / 1ns
11 `include "wireTest2.v"
12
13 // Define the wireTest2_tb module
14 module wireTest2_tb;
15
```

```

16 // Declare the inputs and outputs
17 reg W;
18 reg X;
19 wire Y;
20 wire Z;
21
22 // Instantiate the wireTest2 module
23 wireTest2 uut (W, X, Y, Z);
24
25 // Define the initial block
26 initial begin
27
28     // Dump the waveforms to wireTest2_tb.vcd
29     $dumpfile("wireTest2_tb.vcd");
30     $dumpvars(0, wireTest2_tb);
31
32     // Set W and X to 0
33     W = 0;
34     X = 0;
35     #20
36
37     // Set W to 1
38     W = 1;
39     #20
40
41     // Set X to 1
42     X = 1;
43     #20
44
45     // Set W to 0
46     W = 0;
47     #20
48
49     // Set X to 0
50     X = 0;
51     #20
52
53     // Print "Wire test complete!" to the console
54     $display("Wire_test_complete!");
55
56 // End the initial block
57 end
58
59 // End the wireTest2_tb module
60 endmodule

```

Screenshots for Parts A and B



Figure 1: Screenshot for Part A



Figure 2: Screenshot for Part B