# Lab Report CSE4010 Computer Architecture

Name: Zachary A. Hampton	Score:	/10
Student ID: <u>008339494</u>	Due:	02-23-2025
Lab: Lab 3 - Full Subtractor Implementation		

### Report

- What is a full subtractor? How does it differ from a half subtractor?
  - A full subtractor is a combinational circuit that performs subtraction of three binary digits: minuend (A), subtrahend (B), and borrow-in (Bin), producing difference (diff) and borrow-out (Bout) outputs.
  - Unlike a half subtractor which only handles two inputs (A and B), a full subtractor can process a borrow from a previous stage, making it suitable for multi-bit subtraction operations.
- How can a full subtractor be constructed using half subtractors?
  - A full subtractor can be built using two half subtractors and an OR gate:
    - \* The first half subtractor subtracts B from A
    - \* The second half subtractor subtracts Bin from the difference of the first stage
    - \* The final borrow-out is the OR of both half subtractor borrows

## Source Code

### halfSubtractor.v

```
module halfSubtractor(
   input op1,
   input op2,
   output diff,
   output borrow
);

assign diff = op1 ^ op2;
   assign borrow = !op1 & op2;

endmodule
```

#### fullSubtractor.v

```
module fullSubtractor(
       input A,
2
       input B,
3
       input Bin,
4
       output diff,
       output Bout
  );
       wire diff1, borrow1, borrow2;
9
10
       halfSubtractor hs1(
11
            .op1(A),
12
            .op2(B),
13
            .diff(diff1),
14
            .borrow(borrow1)
15
       );
16
17
       halfSubtractor hs2(
18
            .op1(diff1),
19
            .op2(Bin),
20
            .diff(diff),
21
            .borrow(borrow2)
22
       );
23
24
       assign Bout = borrow1 | borrow2;
25
26
  endmodule
```

#### fullSubtractor\_tb.v

```
'timescale 1ns/1ns
   'include "halfSubtractor.v"
2
   'include "fullSubtractor.v"
3
   module fullSubtractor_tb;
5
       reg A, B, Bin;
       wire diff, Bout;
       fullSubtractor uut(
9
            .A(A),
10
            .B(B),
11
            .Bin(Bin),
12
            .diff(diff),
13
            .Bout(Bout)
14
       );
15
16
        initial begin
17
            $dumpfile("fullSubtractor_tb.vcd");
18
            $dumpvars(0, fullSubtractor_tb);
19
20
            // Test all input combinations
21
            A = 0; B = 0; Bin = 0; #20;
22
            A = 0; B = 0; Bin = 1; #20;
23
            A = 0; B = 1; Bin = 0; #20;
24
            A = 0; B = 1; Bin = 1; #20;
25
            A = 1; B = 0; Bin = 0; #20;
26
            A = 1; B = 0; Bin = 1; #20;
27
            A = 1; B = 1; Bin = 0; #20;
28
            A = 1; B = 1; Bin = 1; #20;
29
            $display("Test Complete!");
31
            $finish;
32
       end
33
34
        initial begin
35
            monitor("Time=\%0d_{\square}A=\%b_{\square}B=\%b_{\square}Bin=\%b_{\square}diff=\%b_{\square}Bout=\%b",
36
                       $time, A, B, Bin, diff, Bout);
37
        end
38
   endmodule
```

# Truth Table and Results

A	В	Bin	diff	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

 $[Simulation\ results\ and\ waveform\ analysis\ will\ be\ added\ after\ running\ the\ testbench]$