Lab Report CSE4010 Computer Architecture

Name: Zachary A. Hampton	Score:	/10
Student ID: <u>008339494</u>	Due: 0) <u>2-09-2025</u>
Lab: Lab 1 - Introduction to Verilog		

Report

- What is Verilog and what is it used for?
 - Verilog is an IEEE-standardized Hardware Description Language (HDL) used for designing and modeling digital electronic systems, particularly in FPGA and ASIC development.
- What is a module and a testbench?
 - A module is the fundamental building block in Verilog; it defines a circuit's behavior, encapsulating functionality with specified inputs, outputs, internal logic, and potentially other modules.
 - A testbench is a Verilog module used for simulation, providing stimulus to a design under test (DUT) and verifying its behavior before actual hardware implementation.
- A brief but comprehensive description of what you've done and what you learned.
 - For Part A, I set up the 'wireTest' module and its corresponding testbench using the provided sample code. I then compiled and executed the simulation, generating a '.vcd' waveform file for analysis. Using GTKWave, I loaded the '.vcd' file and enabled the necessary variables to visualize their respective waveforms. For Part B, I wrote a similar module with an additional input and slightly different logic operations, resulting in a more complex waveform output.

Source Code for Part A

wireTest.v

Listing 1: wireTest.v

```
module wireTest (A,B,C);

input A;
output B;
output C;

assign B = A;
assign C = !A;

endmodule
```

wireTest_tb.v

Listing 2: wireTest_tb.v

```
'timescale 1ns / 1ns
   'include "wireTest.v"
2
  module wireTest_tb;
  reg A;
  wire B;
  wire C;
   wireTest uut (A, B, C);
10
11
   initial begin
^{12}
13
      $dumpfile("wireTest_tb.vcd");
14
      $dumpvars(0, wireTest_tb);
15
16
      A = 0;
17
      #20
18
19
      A = 1;
20
      #20
21
      A = 0;
23
      #20
^{24}
25
      A = 1;
26
      #20
27
28
      $display("Wire test complete!");
29
30
   end
31
32
   endmodule
```

Source Code for Part B

wireTest2.v

Listing 3: wireTest2.v

```
Instructions from Dr. Ahmed:
  Accepts two inputs W and X
  Gives two outputs Y and Z
  Set Y equal to the negation of X
  Set Z equal to the negation of Y
  */
8
  // Define the wireTest2 module
  module wireTest2 (W,X,Y,Z);
10
11
       // Declare the inputs and outputs
12
       input W;
13
       input X;
14
       output Y;
15
       output Z;
16
17
       // Assign Y to the negation of X
       assign Y = !X;
19
       // Assign Z to the negation of Y
20
       assign Z = !Y;
21
22
  // End the wireTest2 module
  endmodule
```

wireTest2 tb.v

Listing 4: wireTest $2_t b.v$

```
/*
  Instructions from Dr. Ahmed:
  This file is used to test the wireTest2 module.
  The testbench will set W and X to O and 1 in various combinations
  and check that Y and Z are set correctly.
  The testbench will output "Wire test complete!" when the test is
     done.
  */
7
  // Include the wireTest2 module and timescale of 1ns
  'timescale 1ns / 1ns
10
  'include "wireTest2.v"
11
12
  // Define the wireTest2_tb module
  module wireTest2_tb;
14
15
```

```
// Declare the inputs and outputs
  reg W;
  reg X;
18
  wire Y;
19
  wire Z;
20
21
  // Instantiate the wireTest2 module
  wireTest2 uut (W, X, Y, Z);
24
  // Define the initial block
25
  initial begin
26
27
       // Dump the waveforms to wireTest2_tb.vcd
       $dumpfile("wireTest2_tb.vcd");
29
       $dumpvars(0, wireTest2_tb);
30
31
       // Set W and X to 0
32
       W = O;
33
       X = 0;
34
       #20
35
36
       // Set W to 1
37
       W = 1;
38
       #20
39
       // Set X to 1
41
       X = 1;
42
       #20
43
44
       // Set W to 0
45
       W = 0;
46
       #20
47
48
       // Set X to 0
49
       X = 0;
50
       #20
51
       // Print "Wire test complete!" to the console
53
       $display("Wireutestucomplete!");
54
55
   // End the initial block
56
  end
57
  // End the wireTest2_tb module
59
  endmodule
60
```

Screenshots for Parts A and B




Figure 1: Screenshot for Part A




Figure 2: Screenshot for Part B