

Lab Report

CSE4010 Computer Architecture

Name: Zachary A. Hampton

Score: _____/10

Student ID: 008339494

Due: 02-23-2025

Lab: Lab 3 - Full Adder and Full Subtractor Implementation

Report

- How can addition and subtraction of large numbers be performed by computers if they are only aware of numbers 0 and 1?
 - Computers perform arithmetic operations on large numbers by breaking them down into binary digits and processing them one bit at a time. For multi-digit numbers:
 - * Addition is performed using full adders in cascade, where each full adder processes one bit position and handles the carry from the previous stage
 - * Subtraction is similarly performed using full subtractors in cascade, where each subtractor handles one bit position and processes the borrow from the previous stage
 - * The carry/borrow propagation between stages allows for handling numbers of any size
 - This binary arithmetic is implemented using combinational circuits that:
 - * Process bits from least significant to most significant position
 - * Use carry/borrow propagation for managing digit transitions
 - * Can be extended to any number of bits by cascading multiple stages

Source Code

fullAdder.v

```
1 module fullAdder(  
2     input A,  
3     input B,  
4     input Cin,  
5     output sum,  
6     output Cout  
7 );  
8  
9     wire sum1, carry1, carry2;  
10  
11     // First half adder  
12     assign sum1 = A ^ B;  
13     assign carry1 = A & B;  
14  
15     // Second half adder  
16     assign sum = sum1 ^ Cin;  
17     assign carry2 = sum1 & Cin;  
18  
19     // Final carry output  
20     assign Cout = carry1 | carry2;  
21  
22 endmodule
```

fullAdder_tb.v

```
1  `timescale 1ns/1ns
2  `include "fullAdder.v"
3
4  module fullAdder_tb;
5      reg A, B, Cin;
6      wire sum, Cout;
7
8      fullAdder uut(
9          .A(A),
10         .B(B),
11         .Cin(Cin),
12         .sum(sum),
13         .Cout(Cout)
14     );
15
16     initial begin
17         $dumpfile("fullAdder_tb.vcd");
18         $dumpvars(0, fullAdder_tb);
19
20         // Test all input combinations
21         A = 0; B = 0; Cin = 0; #20;
22         A = 0; B = 0; Cin = 1; #20;
23         A = 0; B = 1; Cin = 0; #20;
24         A = 0; B = 1; Cin = 1; #20;
25         A = 1; B = 0; Cin = 0; #20;
26         A = 1; B = 0; Cin = 1; #20;
27         A = 1; B = 1; Cin = 0; #20;
28         A = 1; B = 1; Cin = 1; #20;
29
30         $display("Test Complete!");
31         $finish;
32     end
33
34     initial begin
35         $monitor("Time=%0d A=%b B=%b Cin=%b sum=%b Cout=%b",
36             $time, A, B, Cin, sum, Cout);
37     end
38 endmodule
```

fullSubtractor.v

```
1 module fullSubtractor(  
2     input A,  
3     input B,  
4     input Bin,  
5     output diff,  
6     output Bout  
7 );  
8  
9     wire diff1, borrow1, borrow2;  
10  
11     // First half subtractor  
12     assign diff1 = A ^ B;  
13     assign borrow1 = !A & B;  
14  
15     // Second half subtractor  
16     assign diff = diff1 ^ Bin;  
17     assign borrow2 = !diff1 & Bin;  
18  
19     // Final borrow output  
20     assign Bout = borrow1 | borrow2;  
21  
22 endmodule
```

fullSubtractor_tb.v

```
1  `timescale 1ns/1ns
2  `include "fullSubtractor.v"
3
4  module fullSubtractor_tb;
5      reg A, B, Bin;
6      wire diff, Bout;
7
8      fullSubtractor uut(
9          .A(A),
10         .B(B),
11         .Bin(Bin),
12         .diff(diff),
13         .Bout(Bout)
14     );
15
16     initial begin
17         $dumpfile("fullSubtractor_tb.vcd");
18         $dumpvars(0, fullSubtractor_tb);
19
20         // Test all input combinations
21         A = 0; B = 0; Bin = 0; #20;
22         A = 0; B = 0; Bin = 1; #20;
23         A = 0; B = 1; Bin = 0; #20;
24         A = 0; B = 1; Bin = 1; #20;
25         A = 1; B = 0; Bin = 0; #20;
26         A = 1; B = 0; Bin = 1; #20;
27         A = 1; B = 1; Bin = 0; #20;
28         A = 1; B = 1; Bin = 1; #20;
29
30         $display("Test Complete!");
31         $finish;
32     end
33
34     initial begin
35         $monitor("Time=%0d A=%b B=%b Bin=%b diff=%b Bout=%b",
36             $time, A, B, Bin, diff, Bout);
37     end
38 endmodule
```

Screenshots

Part A - Full Adder Simulation

[Insert screenshot of full adder simulation waveform and results here]

Part B - Full Subtractor Simulation

[Insert screenshot of full subtractor simulation waveform and results here]