Lab Report CSE4010 Computer Architecture

 Name:
 Zachary A. Hampton
 Score:
 /10

 Student ID:
 008339494
 Due:
 03-02-2025

Lab: Lab 3 - Full Adder and Full Subtractor Implementation

Report

- How can addition and subtraction of large numbers be performed by computers if they are only aware of numbers 0 and 1?
 - Computers perform arithmetic operations on large numbers by breaking them down into binary digits and processing them one bit at a time. For multi-digit numbers:
 - * Addition is performed using full adders in cascade, where each full adder processes one bit position and handles the carry from the previous stage
 - * Subtraction is similarly performed using full subtractors in cascade, where each subtractor handles one bit position and processes the borrow from the previous stage
 - * The carry/borrow propagation between stages allows for handling numbers of any size
 - This binary arithmetic is implemented using combinational circuits that:
 - * Process bits from least significant to most significant position
 - * Use carry/borrow propagation for managing digit transitions
 - * Can be extended to any number of bits by cascading multiple stages

Source Code

fullAdder.v

```
/*
    * File: fullAdder.v
    * Description: Implements a 1-bit full adder using half adders
    * A full adder adds three bits (A, B, and carry-in) and produces
        sum and carry-out
    * A full adder is built from two half adders and an OR gate;
    * The first half adder adds A and B and produces a sum and a
        carry
```

```
* The second half adder adds the carry from the first half adder
       to the carry-in
   * The OR gate adds the carries from the two half adders to
      produce the final carry-out
9
10
  // Half Adder Module - Adds two bits and produces sum and carry
11
  module halfAdder(op1, op2, sum, carry);
13
       // Inputs - two 1-bit operands
14
       input op1, op2;
15
       // Outputs - sum and carry bits
16
       output sum, carry;
17
       // XOR operation - sum is 1 if either op1 or op2 is 1, but
19
       assign sum = op1 ^ op2; // ^ is the xor operator
20
       // AND operation - carry is 1 only if both op1 and op2 are 1
       assign carry = op1 & op2; // & is the and operator
  endmodule
24
25
  // Full Adder Module - Adds three bits (A, B, carry-in) and
26
      produces sum and carry-out
  module fullAdder(A, B, Cin, sum, Cout);
       // Input ports
29
       input A, B, Cin; // A and B are the bits to add, carryIn is
30
          the carry from previous addition
       // Output ports
31
       output sum, Cout; // sum is the result bit, carryOut
          propagates to next addition
33
       // Internal connections - wires to connect the half adders
34
       wire c; // Sum output from first half adder
35
       wire d;
               // Carry output from first half adder
36
               // Sum output from second half adder
       wire e;
37
               // Carry output from second half adder
       wire f;
38
39
       // First half adder - adds A and B
40
       halfAdder u1(A, B, c, d);
41
       // Second half adder - adds carryIn and the sum from first
42
          half adder
       halfAdder u2(Cin, c, e, f);
43
44
       // Final carry out is OR of both half adder carries
45
       assign Cout = f | d; // | is the OR operator
46
       // Final sum is the sum output from second half adder
47
       assign sum = e;
49
  endmodule
```

fullAdder_tb.v

```
* File: fullAdder_tb.v
2
   * Description: Testbench for the 1-bit full adder
3
   * Tests all possible input combinations (0-7) for A, B, carryIn
4
   * The testbench uses a loop to iterate through all possible
      input combinations
   * It displays the results of each test case
6
   */
7
  // Define timescale for simulation: 1 nanosecond time unit, 1
     nanosecond precision
   'timescale 1 ns / 1 ns
10
  // Include the module to be tested
   'include "fullAdder.v"
12
13
  // Testbench module - no external ports
14
  module fullAdder_tb;
15
  // Test inputs - declared as registers since they will be driven
17
  reg A, B, Cin;
18
  // Test outputs - declared as wires since they will be monitored
19
  wire sum, Cout;
20
21
  // Instantiate the Unit Under Test (UUT) - connect to test
      signals
  fullAdder uut(A, B, Cin, sum, Cout);
23
24
  // Test sequence
25
  initial begin
26
       // Generate VCD file for waveform viewing
27
       $dumpfile("fullAdder_tb.vcd");
28
       // Dump variables from the testbench (0 means all variables)
29
       $dumpvars(0, fullAdder_tb);
30
31
       // Test case 0: A=0, B=0, Cin=0
32
       \{A, B, Cin\} = 3'd0; #20;
       // Test case 1: A=0, B=0, Cin=1
34
       \{A, B, Cin\} = 3'd1; #20;
35
       // Test case 2: A=0, B=1, Cin=0
36
       \{A, B, Cin\} = 3'd2; #20;
37
       // Test case 3: A=0, B=1, Cin=1
38
       \{A, B, Cin\} = 3'd3; #20;
       // Test case 4: A=1, B=0, Cin=0
40
       \{A, B, Cin\} = 3'd4; #20;
41
       // Test case 5: A=1, B=0, Cin=1
42
       \{A, B, Cin\} = 3'd5; #20;
43
       // Test case 6: A=1, B=1, Cin=0
       \{A, B, Cin\} = 3'd6; #20;
45
      // Test case 7: A=1, B=1, Cin=1
```

fullSubtractor.v

```
1
   * File: fullSubtractor.v
   * Description: Implements a 1-bit full subtractor using half
      subtractors
   * A full subtractor subtracts three bits (A, B, and borrow-in)
      and produces difference and borrow-out
   st A full subtractor is built from two half subtractors and an OR
5
        gate;
   * The first half subtractor subtracts B from A and produces a
6
      difference and a borrow
   * The second half subtractor subtracts the borrow-in from the
7
      difference of the first half subtractor
   * The OR gate combines the borrows from the two half subtractors
       to produce the final borrow-out
9
10
  // Half Subtractor Module - Subtracts one bit from another and
     produces difference and borrow
  module halfSubtractor(op1, op2, diff, borrow);
12
13
      // Inputs - two 1-bit operands
14
      input op1, op2;
15
       // Outputs - difference and borrow bits
16
      output diff, borrow;
17
18
       // XOR operation - difference is 1 if op1 and op2 are
19
          different
       assign diff = op1 ^ op2;
20
      // AND operation with NOT on op2 - borrow is 1 if op1=1 and
22
          op2=0
       assign borrow = op1 & !op2;
23
24
  endmodule
26
  // Full Subtractor Module - Subtracts three bits (A, B, borrow-in
     ) and produces difference and borrow-out
  module fullSubtractor(A, B, Bin, diff, Bout);
28
29
     // Input ports
30
```

```
input A, B, Bin; // A is minuend, B is subtrahend, Bin is
31
          borrow-in from previous subtraction
       // Output ports
32
       output diff, Bout; // diff is the difference bit, Bout
33
          propagates borrow to next subtraction
34
       // Internal connections - wires to connect the half
35
          subtractors
      wire c; // Difference output from first half subtractor
36
      wire d; // Borrow output from first half subtractor
37
       wire e; // Difference output from second half subtractor (
38
          unused)
      wire f; // Borrow output from second half subtractor
       // First half subtractor - subtracts B from A
41
      halfSubtractor u1(A, B, c, d);
42
43
       // Second half subtractor - subtracts Bin from the result of
44
          first half subtractor
      halfSubtractor u2(c, Bin, diff, f);
46
       // Final borrow out is OR of both half subtractor borrows
47
       assign Bout = f | d; // | is the OR operator
48
49
  endmodule
```

fullSubtractor_tb.v

```
1
   * File: fullSubtractor_tb.v
2
   * Description: Testbench for the 1-bit full subtractor
3
   * Tests all possible input combinations (0-7) for A, B, Bin
4
   * The testbench uses a loop to iterate through all possible
      input combinations
   * It displays the results of each test case
6
7
  // Define timescale for simulation: 1 nanosecond time unit, 1
9
     nanosecond precision
  'timescale 1 ns / 1 ns
  // Include the module to be tested
11
  'include "fullSubtractor.v"
12
13
  // Testbench module - no external ports
14
  module fullSubtractor_tb;
15
  // Test inputs - declared as registers since they will be driven
17
  reg A, B, Bin;
18
  // Test outputs - declared as wires since they will be monitored
19
  wire diff, Bout;
```

```
// Instantiate the Unit Under Test (UUT) - connect to test
22
      signals
  fullSubtractor uut(A, B, Bin, diff, Bout);
23
24
   // Test sequence
25
   initial begin
26
       // Generate VCD file for waveform viewing
       $dumpfile("fullSubtractor_tb.vcd");
28
       // Dump variables from the testbench (0 means all variables)
29
       $dumpvars(0, fullSubtractor_tb);
30
31
       // Test case 0: A=0, B=0, Bin=0
32
       \{A, B, Bin\} = 3'd0; #20;
33
       // Test case 1: A=0, B=0, Bin=1
34
       \{A, B, Bin\} = 3'd1; #20;
35
       // Test case 2: A=0, B=1, Bin=0
36
       \{A, B, Bin\} = 3'd2; #20;
37
       // Test case 3: A=0, B=1, Bin=1
38
       \{A, B, Bin\} = 3'd3; #20;
       // Test case 4: A=1, B=0, Bin=0
40
       \{A, B, Bin\} = 3'd4; #20;
41
       // Test case 5: A=1, B=0, Bin=1
42
       \{A, B, Bin\} = 3'd5; #20;
43
       // Test case 6: A=1, B=1, Bin=0
44
       \{A, B, Bin\} = 3'd6; #20;
45
       // Test case 7: A=1, B=1, Bin=1
46
       \{A, B, Bin\} = 3'd7; #20;
47
       // Display a message to indicate completion of test cases
48
       $display("Finished\usubtractions!");
49
  end
51
52
   endmodule
```

Screenshots

Part A - Full Adder Simulation

Part B - Full Subtractor Simulation




Figure 1: Full Adder Simulation Waveform showing all test cases with inputs A, B, Cin and outputs sum, Cout




Figure 2: Full Subtractor Simulation Waveform showing all test cases with inputs A, B, Bin and outputs diff, Bout