

Lab Report

CSE4010 Computer Architecture

Name: Zachary A. Hampton
Student ID: 008339494
Lab: Lab 2 - An Understanding of Gates

Score: /10
Due: 02-16-2025

Report

- What are logic gates? What are universal gates and why are they important?
 - Logic gates are the basic building blocks of digital circuits, performing fundamental Boolean operations such as AND, OR, and NOT.
 - Universal gates, NAND and NOR, are crucial because any digital circuit can be constructed using only these gates, demonstrating their fundamental role in digital logic design.
- Written code on how to make all 7 gates using NAND and NOR.
 - The following Verilog implementations demonstrate how each of the seven basic logic gates can be created using only NAND gates and only NOR gates.

Source Code

NORusingNAND.v

Listing 1: NORusingNAND.v

```
1 // NOR gate using only NAND gates
2 // Create module NANDgate with inputs A, B and output Q.
3 module NANDgate (A, B, Q);
4
5     // Inputs
6     input A, B;
7
8     // Output
9     output Q;
10
11     // Assign Q = !(A & B)
12     assign Q = !(A & B);
13
14 endmodule
15
16 // Create module NORusingNAND with inputs A, B and output Q.
17 module NORusingNAND (A, B, Q);
18
19     // Inputs
20     input A, B;
21
22     // Output
23     output Q;
24
25     // Wires
26     wire C, D, E, F;
27
28     // Instantiate NANDgates
29     NANDgate u1(A, A, C);
30     NANDgate u2(B, B, D);
31     NANDgate u3(C, D, E);
32     NANDgate u4(E, E, F);
33
34     // Assign Q = F
35     assign Q = F;
36
37 endmodule
```

NORusingNAND_tb.v

Listing 2: NORusingNAND_{tb}.v

```
1 // Testbench for NORusingNAND
2 // Set the timescale for the simulation
3 `timescale 1ns/1ns
4
5 // Include the NORusingNAND module
6 `include "NORusingNAND.v"
7
8 // Create the testbench module
9 module NORusingNAND_tb;
10
11     // Inputs
12     reg A;
13     reg B;
14     wire Q;
15
16     // Instantiate the NORusingNAND module
17     NORusingNAND uut(A, B, Q);
18
19     // Initial begin block
20     initial begin
21
22         // Set the dump file and dump variables
23         $dumpfile("NORusingNAND_tb.vcd");
24         $dumpvars(0, NORusingNAND_tb);
25
26         // Test the NORusingNAND module
27         A = 0; B = 0; #20;
28         A = 0; B = 1; #20;
29         A = 1; B = 0; #20;
30         A = 1; B = 1; #20;
31
32         // Display "Complete!" when the simulation is done
33         $display("Complete!");
34     end
35
36 endmodule
```

NANDusingNOR.v

Listing 3: NANDusingNOR.v

```
1 // NAND gate using only NOR gates
2 // Create module NORgate with inputs A, B and output Q.
3 module NORgate (A, B, Q);
4
5     // Inputs
6     input A, B;
7
8     // Output
9     output Q;
10
11     // NOR operation:  $Q = \neg(A \vee B)$ 
12     assign Q =  $\neg(A \vee B)$ ;
13
14 endmodule
15
16 // Create module NANDusingNOR with inputs A, B and output Q.
17 // This module implements a NAND gate using four NOR gates.
18 module NANDusingNOR (A, B, Q);
19
20     // Inputs
21     input A, B;
22
23     // Output
24     output Q;
25
26     // Wires for intermediate signals
27     wire C, D, E, F;
28
29     // Instantiate NOR gates to build a NAND gate:
30     // u1: Invert A using NOR (A, A)
31     NORgate u1(A, A, C);
32     // u2: Invert B using NOR (B, B)
33     NORgate u2(B, B, D);
34     // u3: NOR the inverted signals; note that NOR of C and D
35     //      gives  $\neg(C \vee D) = \neg(\neg A \vee \neg B) = A \text{ and } B$ .
36     NORgate u3(C, D, E);
37     // u4: Invert E to get NAND; NORing E with itself gives  $\neg(E \vee E)$ 
38     //       $= \neg E = \neg(A \text{ and } B) = A \text{ NAND } B$ .
39     NORgate u4(E, E, F);
40
41     // Assign output Q
42     assign Q = F;
43
44 endmodule
```

NANDUsingNOR_tb.v

Listing 4: NANDUsingNOR_{tb}.v

```
1 // Testbench for NANDUsingNOR
2 `timescale 1ns/1ns
3 `include "NANDUsingNOR.v"
4
5 module NANDUsingNOR_tb;
6
7     // Inputs
8     reg A;
9     reg B;
10
11     // Output
12     wire Q;
13
14     // Instantiate the NANDUsingNOR module
15     NANDUsingNOR uut (
16         .A(A),
17         .B(B),
18         .Q(Q)
19     );
20
21     // Test stimulus
22     initial begin
23         // Dump waveform data
24         $dumpfile("NANDUsingNOR_tb.vcd");
25         $dumpvars(0, NANDUsingNOR_tb);
26
27         // Test all input combinations with 20ns intervals
28         A = 0; B = 0; #20;
29         A = 0; B = 1; #20;
30         A = 1; B = 0; #20;
31         A = 1; B = 1; #20;
32
33         $display("NANDUsingNOR Test Complete!");
34         $finish;
35     end
36
37 endmodule
```

All Seven Gates Using NAND and NOR

allSevenGatesUsingNAND.v

Listing 5: allSevenGatesUsingNAND.v

```
1 // Implementing all seven gates using NAND only
2 module allSevenGatesUsingNAND(
3     input wire a,
4     input wire b,
5     output wire and_out,
6     output wire or_out,
7     output wire nand_out,
8     output wire nor_out,
9     output wire xor_out,
10    output wire xnor_out,
11    output wire not_out
12 );
13 // Internal wires
14 wire nand_ab;
15 wire not_a;
16 wire not_b;
17 wire nand1, nand2, nand3;
18
19 // NAND gate (directly computed)
20 assign nand_ab = ~(a & b);
21 assign nand_out = nand_ab;
22
23 // AND gate using NAND: a AND b = NOT(NAND(a,b))
24 // Here we use a NAND as inverter: AND = NAND(nand_ab,
25 //      nand_ab)
26 assign and_out = ~(nand_ab & nand_ab);
27
28 // NOT gate using NAND: NOT a = NAND(a, a)
29 assign not_out = ~(a & a);
30 assign not_a = not_out; // reuse not_a for OR computation
31
32 // Generate NOT b signal using NAND: NOT b = NAND(b, b)
33 assign not_b = ~(b & b);
34
35 // OR gate using NAND: a OR b = NAND(NOT a, NOT b)
36 assign or_out = ~(not_a & not_b);
37
38 // NOR gate using NAND: NOR = NOT(OR) = NAND(OR, OR)
39 assign nor_out = ~(or_out & or_out);
40
41 // XOR gate using NAND (4-NAND implementation):
42 // nand1 = NAND(a, b)
43 // nand2 = NAND(a, nand1)
44 // nand3 = NAND(b, nand1)
45 // XOR = NAND(nand2, nand3)
46 assign nand1 = ~(a & b);
```

```
46     assign nand2 = ~(a & nand1);
47     assign nand3 = ~(b & nand1);
48     assign xor_out = ~(nand2 & nand3);
49
50     // XNOR gate using NAND: XNOR = NOT(XOR) = NAND(xor_out,
51         xor_out)
52     assign xnor_out = ~(xor_out & xor_out);
53 endmodule
```

allSevenGatesUsingNAND_tb.v

Listing 6: allSevenGatesUsingNAND_tb.v

```
1 // Testbench for allSevenGatesUsingNAND
2 `timescale 1ns/1ns
3 `include "allSevenGatesUsingNAND.v"
4
5 module allSevenGatesUsingNAND_tb;
6     // Declare inputs as reg and outputs as wire
7     reg a, b;
8     wire and_out, or_out, nand_out, nor_out, xor_out, xnor_out,
9         not_out;
10
11     // Instantiate the DUT
12     allSevenGatesUsingNAND uut (
13         .a(a),
14         .b(b),
15         .and_out(and_out),
16         .or_out(or_out),
17         .nand_out(nand_out),
18         .nor_out(nor_out),
19         .xor_out(xor_out),
20         .xnor_out(xnor_out),
21         .not_out(not_out)
22     );
23
24     // Test sequence
25     initial begin
26         // Generate VCD file
27         $dumpfile("allSevenGatesUsingNAND_tb.vcd");
28         $dumpvars(0, allSevenGatesUsingNAND_tb);
29
30         // Monitor outputs for each test vector
31         $monitor("time=%0t: a=%b, b=%b, and=%b, or=%b, nand=%b, nor=%b, xor=%b, xnor=%b, not=%b",
32             $time, a, b, and_out, or_out, nand_out, nor_out, xor_out, xnor_out, not_out);
33
34         // Apply test vectors to all input combinations
35         a = 0; b = 0; #10;
36         a = 0; b = 1; #10;
37         a = 1; b = 0; #10;
38         a = 1; b = 1; #10;
39
40         $finish;
41     end
42 endmodule
```


allSevenGatesUsingNOR.v

Listing 7: allSevenGatesUsingNOR.v

```
1 // Implementing all seven gates using NOR only
2 // allSevenGatesUsingNOR.v
3 // Implementing AND, OR, NAND, NOR, XOR, XNOR, and NOT using only
  NOR gates
4
5 module allSevenGatesUsingNOR(
6     input wire a,
7     input wire b,
8     output wire and_out,
9     output wire or_out,
10    output wire nand_out,
11    output wire nor_out,
12    output wire xor_out,
13    output wire xnor_out,
14    output wire not_out
15 );
16
17 // Internal wires
18 wire not_a,
19 wire not_b;
20 wire nor_ab;
21 wire term1, term2, xor_temp;
22
23 // NOT gate: NOT a = a NOR a
24 assign not_a = ~(a | a);
25 assign not_out = not_a; // Use not_a for the output NOT gate
26
27 // NOT b: used in other constructions
28 assign not_b = ~(b | b);
29
30 // OR gate: a OR b = NOT(a NOR b)
31 // First, compute a NOR b
32 assign nor_ab = ~(a | b);
33 // Then, invert nor_ab (using a NOR as inverter) to get OR
34 assign or_out = ~(nor_ab | nor_ab);
35
36 // AND gate: a AND b = ~(~a OR ~b)
37 // Since not_a = ~a and not_b = ~b, then:
38 assign and_out = ~(not_a | not_b);
39
40 // NAND gate: NAND = NOT(AND) = and_out NOR and_out
41 assign nand_out = ~(and_out | and_out);
42
43 // NOR gate: already computed as nor_ab
44 assign nor_out = nor_ab;
45
46 // XOR gate using only NOR gates
47 // XOR = (a AND NOT b) OR (NOT a AND b)
```

```

48 // Compute a AND NOT b as: ~(~a OR b) [using NOR as inverter
   ]
49 assign term1 = ~(not_a | b); // equals a AND ~b
50 // Compute NOT a AND b as: ~(a OR ~b)
51 assign term2 = ~(a | not_b); // equals ~a AND b
52 // Now, term1 OR term2 = NOT( (term1 NOR term2) )
53 assign xor_temp = ~(term1 | term2);
54 assign xor_out = ~(xor_temp | xor_temp); // invert to get (
   term1 OR term2)
55
56 // XNOR gate: simply the inversion of XOR
57 assign xnor_out = ~(xor_out | xor_out);
58
59 endmodule

```

allSevenGatesUsingNOR_tb.v

Listing 8: allSevenGatesUsingNOR_tb.v

```
1 // Testbench for allSevenGatesUsingNOR
2 `timescale 1ns/1ns
3 `include "allSevenGatesUsingNOR.v"
4
5 module allSevenGatesUsingNOR_tb;
6     // Declare inputs as reg and outputs as wire
7     reg a, b;
8     wire and_out, or_out, nand_out, nor_out, xor_out, xnor_out,
9         not_out;
10
11     // Instantiate the DUT
12     allSevenGatesUsingNOR uut (
13         .a(a),
14         .b(b),
15         .and_out(and_out),
16         .or_out(or_out),
17         .nand_out(nand_out),
18         .nor_out(nor_out),
19         .xor_out(xor_out),
20         .xnor_out(xnor_out),
21         .not_out(not_out)
22     );
23
24     // Test sequence
25     initial begin
26         // Generate VCD file for waveform viewing
27         $dumpfile("allSevenGatesUsingNOR_tb.vcd");
28         $dumpvars(0, allSevenGatesUsingNOR_tb);
29
30         // Monitor the signals
31         $monitor("time=%0t: a=%b, b=%b, and=%b, or=%b, nand=%b, nor=%b, xor=%b, xnor=%b, not=%b",
32             $time, a, b, and_out, or_out, nand_out, nor_out,
33             xor_out, xnor_out, not_out);
34
35         // Test all input combinations
36         a = 0; b = 0; #10;
37         a = 0; b = 1; #10;
38         a = 1; b = 0; #10;
39         a = 1; b = 1; #10;
40
41         $finish;
42     end
43 endmodule
```

Screenshots for Lab 2




Figure 1: Screenshot for Part A: NOR using NAND




Figure 2: Screenshot for Part B: NAND using NOR




Figure 3: Screenshot for Part C: All Seven Gates Using NAND




Figure 4: Screenshot for Part D: All Seven Gates Using NOR