# Lab Report CSE4010 Computer Architecture

Name: Zachary A. Hampton	Score:	/10
Student ID: <u>008339494</u>	Due:	02-16-2025
Lab: Lab 2 - An Understanding of Gates		

# Report

- What are logic gates? What are universal gates and why are they important?
  - Logic gates are the basic building blocks of digital circuits, performing fundamental Boolean operations such as AND, OR, and NOT.
  - Universal gates, NAND and NOR, are crucial because any digital circuit can be constructed using only these gates, demonstrating their fundamental role in digital logic design.
- Written code on how to make all 7 gates using NAND and NOR.
  - The following Verilog implementations demonstrate how each of the seven basic logic gates can be created using only NAND gates and only NOR gates.

## Source Code

# NORusingNAND.v

Listing 1: NORusingNAND.v

```
// NOR gate using only NAND gates
  // Create module NANDgate with inputs A, B and output Q.
  module NANDgate (A, B, Q);
4
       // Inputs
5
       input A, B;
       // Output
8
       output Q;
10
       // Assign Q = !(A & B)
11
       assign Q = !(A & B);
12
13
   endmodule
14
15
  // Create module NORusingNAND with inputs A, B and output Q.
16
  module NORusingNAND (A, B, Q);
17
18
       // Inputs
19
       input A, B;
20
21
       // Output
22
       output Q;
23
       // Wires
25
       wire C, D, E, F;
26
27
       // Instantiate NANDgates
28
       NANDgate u1(A, A, C);
       NANDgate u2(B, B, D);
       NANDgate u3(C, D, E);
31
       NANDgate u4(E, E, F);
32
33
       // Assign Q = F
34
       assign Q = F;
  endmodule
```

### $NORusingNAND_tb.v$

Listing 2: NORusingNAND $_tb.v$ 

```
// Testbench for NORusingNAND
  // Set the timescale for the simulation
  'timescale 1ns/1ns
  // Include the NORusingNAND module
5
  'include "NORusingNAND.v"
6
  // Create the testbench module
  module NORusingNAND_tb;
10
       // Inputs
11
       reg A;
12
       reg B;
13
       wire Q;
15
       // Instantiate the NORusingNAND module
16
       NORusingNAND uut(A, B, Q);
17
18
       // Initial begin block
19
       initial begin
20
21
           // Set the dump file and dump variables
22
           $dumpfile("NORusingNAND_tb.vcd");
23
           $dumpvars(0, NORusingNAND_tb);
24
25
           // Test the NORusingNAND module
           A = 0; B = 0; #20;
27
           A = 0; B = 1; #20;
28
           A = 1; B = 0; #20;
29
           A = 1; B = 1; #20;
30
31
           // Display "Complete!" when the simulation is done
32
           $display("Complete!");
33
       end
34
35
  endmodule
```

#### NANDusingNOR.v

#### Listing 3: NANDusingNOR.v

```
// NAND gate using only NOR gates
   // Create module NORgate with inputs A, B and output Q.
  module NORgate (A, B, Q);
4
       // Inputs
5
       input A, B;
6
       // Output
       output Q;
10
       // NOR operation: Q = !(A \mid B)
11
       assign Q = !(A \mid B);
12
13
   endmodule
15
   // Create module NANDusingNOR with inputs A, B and output Q.
16
  // This module implements a NAND gate using four NOR gates.
17
  module NANDusingNOR (A, B, Q);
18
19
       // Inputs
20
       input A, B;
21
22
       // Output
23
       output Q;
24
25
       // Wires for intermediate signals
       wire C, D, E, F;
27
28
       // Instantiate NOR gates to build a NAND gate:
29
       // u1: Invert A using NOR (A, A)
30
       NORgate u1(A, A, C);
       // u2: Invert B using NOR (B, B)
32
       NORgate u2(B, B, D);
33
       // u3: NOR the inverted signals; note that NOR of C and D
34
          gives !(C|D) = !(!A \text{ or } !B) = A \text{ and } B.
       NORgate u3(C, D, E);
35
       // u4: Invert E to get NAND; NORing E with itself gives !(E|E
36
          ) = !E = !(A \text{ and } B) = A \text{ NAND } B.
       NORgate u4(E, E, F);
37
38
       // Assign output Q
39
       assign Q = F;
40
   endmodule
```

## $NANDusingNOR\_tb.v$

Listing 4: NANDusingNOR $_tb.v$ 

```
// Testbench for NANDusingNOR
   'timescale 1ns/1ns
   'include "NANDusingNOR.v"
  module NANDusingNOR_tb;
5
6
       // Inputs
       reg A;
       reg B;
10
       // Output
11
       wire Q;
12
13
       // Instantiate the NANDusingNOR module
       NANDusingNOR uut (
            .A(A),
16
            .B(B),
17
            .Q(Q)
18
       );
19
20
       // Test stimulus
21
       initial begin
22
            // Dump waveform data
23
            $dumpfile("NANDusingNOR_tb.vcd");
24
            $dumpvars(0, NANDusingNOR_tb);
25
            // Test all input combinations with 20ns intervals
27
            A = 0; B = 0; #20;
28
            A = 0; B = 1; #20;
29
            A = 1; B = 0; #20;
30
            A = 1; B = 1; #20;
31
32
            $display("NANDusingNOR_Test_Complete!");
33
            $finish;
34
       end
35
36
   endmodule
```

# All Seven Gates Using NAND and NOR

### allSevenGatesUsingNAND.v

Listing 5: allSevenGatesUsingNAND.v

```
Implementing all seven gates using NAND only
  module allSevenGatesUsingNAND(
       input wire a,
       input wire b,
       output wire and_out,
       output wire or_out,
6
       output wire nand_out,
       output wire nor_out,
       output wire xor_out,
       output wire xnor_out,
10
       output wire not_out
11
  );
12
       // Internal wires
13
       wire nand_ab;
14
       wire not_a;
       wire not_b;
16
       wire nand1, nand2, nand3;
17
18
       // NAND gate (directly computed)
19
       assign nand_ab = ~(a & b);
       assign nand_out = nand_ab;
21
22
       // AND gate using NAND: a AND b = NOT(NAND(a,b))
23
       // Here we use a NAND as inverter: AND = NAND(nand_ab,
24
          nand_ab)
       assign and_out = ~(nand_ab & nand_ab);
       // NOT gate using NAND: NOT a = NAND(a, a)
27
       assign not_out = ~(a & a);
28
       assign not_a = not_out; // reuse not_a for OR computation
29
30
       // Generate NOT b signal using NAND: NOT b = NAND(b, b)
31
       assign not_b = (b \& b);
32
33
       // OR gate using NAND: a OR b = NAND(NOT a, NOT b)
34
       assign or_out = ~(not_a & not_b);
35
36
       // NOR gate using NAND: NOR = NOT(OR) = NAND(OR, OR)
37
       assign nor_out = ~(or_out & or_out);
39
       // XOR gate using NAND (4-NAND implementation):
40
       // nand1 = NAND(a, b)
41
       // nand2 = NAND(a, nand1)
42
       // nand3 = NAND(b, nand1)
       // XOR = NAND(nand2, nand3)
44
       assign nand1 = ^{\sim}(a \& b);
45
```

# ${\bf all Seven Gates Using NAND}_t b. v$

Listing 6: allSevenGatesUsingNAND<sub>t</sub>b.v

```
Testbench for allSevenGatesUsingNAND
1
   'timescale 1ns/1ns
   'include "allSevenGatesUsingNAND.v"
  module allSevenGatesUsingNAND_tb;
5
       // Declare inputs as reg and outputs as wire
6
       reg a, b;
       wire and_out, or_out, nand_out, nor_out, xor_out, xnor_out,
          not_out;
9
       // Instantiate the DUT
10
       allSevenGatesUsingNAND uut (
11
            .a(a),
12
            .b(b),
13
            .and_out(and_out),
            .or_out(or_out),
15
            .nand_out(nand_out),
16
            .nor_out(nor_out),
17
            .xor_out(xor_out),
18
            .xnor_out(xnor_out),
19
            .not_out(not_out)
20
       );
21
22
       // Test sequence
23
       initial begin
24
            // Generate VCD file
25
            $dumpfile("allSevenGatesUsingNAND_tb.vcd");
26
            $dumpvars(0, allSevenGatesUsingNAND_tb);
27
28
            // Monitor outputs for each test vector
29
            monitor("time=\%0t:_a=\%b,_b=\%b_|_and=\%b,_or=\%b,_nand=\%b,_b
30
               nor = \%b, \square xor = \%b, \square xnor = \%b, \square not = \%b",
                      $time, a, b, and_out, or_out, nand_out, nor_out,
31
                           xor_out, xnor_out, not_out);
32
            // Apply test vectors to all input combinations
33
            a = 0; b = 0; #10;
34
            a = 0; b = 1; #10;
35
            a = 1; b = 0; #10;
36
            a = 1; b = 1; #10;
37
38
            $finish;
39
       end
   endmodule
```

#### allSevenGatesUsingNOR.v

Listing 7: allSevenGatesUsingNOR.v

```
// Implementing all seven gates using NOR only
  // allSevenGatesUsingNOR.v
  // Implementing AND, OR, NAND, NOR, XOR, XNOR, and NOT using only
      NOR gates
  module allSevenGatesUsingNOR(
5
       input
              wire a,
6
       input
              wire b,
       output wire and_out,
       output wire or_out,
       output wire nand_out,
10
       output wire nor_out,
11
12
       output wire xor_out,
       output wire xnor_out,
13
       output wire not_out
  );
15
16
       // Internal wires
17
       wire not_a,
18
       wire not_b;
19
       wire nor_ab;
20
       wire term1, term2, xor_temp;
21
22
       // NOT gate: NOT a = a NOR a
23
       assign not_a = ~(a | a);
24
       assign not_out = not_a; // Use not_a for the output NOT gate
25
26
       // NOT b: used in other constructions
27
       assign not_b = ~(b | b);
28
29
       // OR gate: a OR b = NOT(a NOR b)
       // First, compute a NOR b
31
       assign nor_ab = ~(a | b);
32
       // Then, invert nor_ab (using a NOR as inverter) to get OR
33
       assign or_out = ~(nor_ab | nor_ab);
34
35
       // AND gate: a AND b = ~(~a OR ~b)
36
       // Since not_a = ~a and not_b = ~b, then:
37
       assign and_out = ~(not_a | not_b);
38
39
       // NAND gate: NAND = NOT(AND) = and_out NOR and_out
40
       assign nand_out = ~(and_out | and_out);
41
       // NOR gate: already computed as nor_ab
43
       assign nor_out = nor_ab;
44
45
       // XOR gate using only NOR gates
46
       // XOR = (a AND NOT b) OR (NOT a AND b)
47
```

```
// Compute a AND NOT b as: ~(~a OR b) [using NOR as inverter
48
      assign term1 = ~(not_a | b); // equals a AND ~b
49
      // Compute NOT a AND b as: ~(a OR ~b)
50
      assign term2 = ~(a | not_b); // equals ~a AND b
51
      // Now, term1 OR term2 = NOT( (term1 NOR term2) )
52
      assign xor_temp = ~(term1 | term2);
53
       assign xor_out = ~(xor_temp | xor_temp); // invert to get (
         term1 OR term2)
55
      // XNOR gate: simply the inversion of {\tt XOR}
56
      assign xnor_out = ~(xor_out | xor_out);
57
  endmodule
```

### all Seven Gates Using NOR $_tb.v$

Listing 8: allSevenGatesUsingNOR $_tb.v$ 

```
Testbench for allSevenGatesUsingNOR
   'timescale 1ns/1ns
   'include "allSevenGatesUsingNOR.v"
  module allSevenGatesUsingNOR_tb;
5
       // Declare inputs as reg and outputs as wire
6
       reg a, b;
       wire and_out, or_out, nand_out, nor_out, xor_out, xnor_out,
          not_out;
       // Instantiate the DUT
10
       allSevenGatesUsingNOR uut (
11
            .a(a),
12
            .b(b),
13
            .and_out(and_out),
            .or_out(or_out),
15
            .nand_out(nand_out),
16
            .nor_out(nor_out),
17
            .xor_out(xor_out),
18
            .xnor_out(xnor_out),
19
            .not_out(not_out)
20
       );
21
22
       // Test sequence
23
       initial begin
24
            // Generate VCD file for waveform viewing
25
            $dumpfile("allSevenGatesUsingNOR_tb.vcd");
26
            $dumpvars(0, allSevenGatesUsingNOR_tb);
27
28
            // Monitor the signals
29
            $monitor("time=%0t:_a=%b,_b=%b,|_and=%b,_or=%b,_nand=%b,_
30
               nor = \%b, \square xor = \%b, \square xnor = \%b, \square not = \%b",
                       $time, a, b, and_out, or_out, nand_out, nor_out
31
                           , xor_out, xnor_out, not_out);
32
            // Test all input combinations
33
            a = 0; b = 0; #10;
34
            a = 0; b = 1; #10;
35
            a = 1; b = 0; #10;
36
            a = 1; b = 1; #10;
37
38
            $finish;
39
       end
   endmodule
```

# Screenshots for Lab 2




Figure 1: Screenshot for Part A: NOR using NAND



Figure 2: Screenshot for Part B: NAND using NOR




Figure 3: Screenshot for Part C: All Seven Gates Using NAND



Figure 4: Screenshot for Part D: All Seven Gates Using NOR