Hayden Fuller, 662028619 fulleh

1)Boolean expressions for sum and carry out outputs of full adder component C=carry in

O=carry out

S=sum

S = (C XOR (A XOR B))

O = ((AANDB)OR((AXORB)ANDC))

```
2.1)one bit full adder VHDL

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fullAdder is
   Port ( A : in STD_LOGIC;
        B : in STD_LOGIC;
        C : in STD_LOGIC;
        S : out STD_LOGIC;
        S : out STD_LOGIC; --SUM
        O : out STD_LOGIC); --OUTPUT CARRY

end fullAdder;

architecture Behavioral of fullAdder is

begin
   S <= (C XOR (A XOR B));
   O <= ((A AND B) OR ((A XOR B)AND C));

end Behavioral;
```

```
2.2)toplevel VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity toplevel is
  Port (clk: in STD LOGIC;
      cin: in STD LOGIC;
      input: in STD_LOGIC_VECTOR (7 downto 0);
      leds: out STD LOGIC VECTOR (8 downto 0);
      anodes: out STD LOGIC VECTOR (3 downto 0);
      disp: out STD_LOGIC_VECTOR (6 downto 0));
end toplevel;
architecture Behavioral of toplevel is
  component fullAdder is
    Port (A: in STD LOGIC;
        B: in STD_LOGIC;
        C: in STD LOGIC;
        S: out STD LOGIC; --SUM
        O: out STD_LOGIC); --OUTPUT CARRY
  end component fullAdder;
  component Fuller_Hayden_Studio2 is
    Port (input: in STD LOGIC VECTOR (3 downto 0);
        leds: out STD_LOGIC_VECTOR (3 downto 0);
        anodes: out STD LOGIC VECTOR (3 downto 0);
        disp: out STD_LOGIC_VECTOR (6 downto 0));
  end component Fuller_Hayden_Studio2;
  component LEDdisplay is
    PORT (clk: IN STD LOGIC;
        seg0,seg1,seg2,seg3: IN STD_LOGIC_VECTOR(6 downto 0);
        seg: OUT STD_LOGIC_VECTOR(6 downto 0);
        an: OUT STD LOGIC VECTOR(3 downto 0));
  end component LEDdisplay;
  signal c0: STD_LOGIC;
  signal c1: STD LOGIC;
  signal c2: STD LOGIC;
  signal c3: STD LOGIC;
  signal s0: STD LOGIC;
  signal s1: STD_LOGIC;
```

```
signal s2: STD_LOGIC;
  signal s3: STD_LOGIC;
  signal sseg1: STD_LOGIC_VECTOR (6 downto 0);
  signal sseg2: STD_LOGIC_VECTOR (6 downto 0);
begin
  FA0: fullAdder
     PORT MAP (
       A => input(0),
       B \Rightarrow input(4),
       C => cin,
       S => s0,
       O => c0);
  FA1: fullAdder
     PORT MAP (
       A => input(1),
       B \Rightarrow input(5),
       C \Rightarrow c0,
       S => s1,
       O => c1);
  FA2: fullAdder
     PORT MAP (
       A => input(2),
       B \Rightarrow input(6),
       C => c1,
       S => s2,
       O => c2);
  FA3: fullAdder
     PORT MAP (
       A => input(3),
       B \Rightarrow input(7),
       C => c2,
       S => s3,
       O => c3);
  DD1: Fuller_Hayden_Studio2
     PORT MAP (
       input(0) => s0,
       input(1) => s1,
       input(2) => s2,
       input(3) => s3,
       leds(0) => leds(0),
       leds(1) => leds(1),
       leds(2) => leds(2),
```

```
leds(3) => leds(3),
     --anodes(0) =>
     --anodes(1) =>
     --anodes(2) =>
     --anodes(3) =>
     disp(0) => sseg1(0),
     disp(1) => sseg1(1),
     disp(2) \Rightarrow sseg1(2),
     disp(3) => sseg1(3),
     disp(4) => sseg1(4),
     disp(5) => sseg1(5),
     disp(6) \Rightarrow sseg1(6);
DD2: Fuller Hayden Studio2
  PORT MAP (
     input(0) => c3,
     input(1) => '0',
     input(2) => '0',
     input(3) => '0',
     leds(0) => leds(4),
     leds(1) => leds(5),
     leds(2) => leds(6),
     leds(3) => leds(7),
     --anodes(0) =>
     --anodes(1) =>
     --anodes(2) =>
     --anodes(3) =>
     disp(0) => sseg2(0),
     disp(1) => sseg2(1),
     disp(2) => sseg2(2),
     disp(3) => sseg2(3),
     disp(4) => sseg2(4),
     disp(5) => sseg2(5),
     disp(6) \Rightarrow sseg2(6);
LEDd: LEDdisplay
  PORT MAP (
     clk => clk,
     seg0 => sseg1,
     seg1 => sseg2,
     seg2(0) => '0',
     seg2(1) => '0',
     seg2(2) => '0',
     seg2(3) => '0',
     seg2(4) => '0',
```

```
seg2(5) => '0',
seg2(6) => '0',
seg3(0) => '0',
seg3(1) => '0',
seg3(2) => '0',
seg3(3) => '0',
seg3(4) => '0',
seg3(5) => '0',
seg3(6) => '0',
seg => disp,
an => anodes);
leds(8) <= cin;
```

Switches

```
set_property PACKAGE_PIN V17 [get_ports {input[0]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[0]}]
set_property PACKAGE_PIN V16 [get_ports {input[1]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[1]}]
set_property PACKAGE_PIN W16 [get_ports {input[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[2]}]
set property PACKAGE PIN W17 [get ports {input[3]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[3]}]
set_property PACKAGE_PIN W15 [get_ports {input[4]}]
      set property IOSTANDARD LVCMOS33 [get_ports {input[4]}]
set_property PACKAGE_PIN V15 [get_ports {input[5]}]
      set property IOSTANDARD LVCMOS33 [get_ports {input[5]}]
set_property PACKAGE_PIN W14 [get_ports {input[6]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[6]}]
set property PACKAGE PIN W13 [get ports {input[7]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {input[7]}]
set property PACKAGE PIN V2 [get ports {cin}]
      set property IOSTANDARD LVCMOS33 [get_ports {cin}]
# LEDs
set_property PACKAGE_PIN U16 [get_ports {leds[0]}]
      set property IOSTANDARD LVCMOS33 [get_ports {leds[0]}]
set_property PACKAGE_PIN E19 [get_ports {leds[1]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {leds[1]}]
set_property PACKAGE_PIN U19 [get_ports {leds[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {leds[2]}]
set_property PACKAGE_PIN V19 [get_ports {leds[3]}]
      set property IOSTANDARD LVCMOS33 [get_ports {leds[3]}]
set_property PACKAGE_PIN W18 [get_ports {leds[4]}]
      set property IOSTANDARD LVCMOS33 [get_ports {leds[4]}]
set_property PACKAGE_PIN U15 [get_ports {leds[5]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {leds[5]}]
set_property PACKAGE_PIN U14 [get_ports {leds[6]}]
      set property IOSTANDARD LVCMOS33 [get_ports {leds[6]}]
set_property PACKAGE_PIN V14 [get_ports {leds[7]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {leds[7]}]
set property PACKAGE PIN V13 [get ports {leds[8]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {leds[8]}]
```

```
#7 segment display
set_property PACKAGE_PIN W7 [get_ports {disp[0]}]
      set property IOSTANDARD LVCMOS33 [get_ports {disp[0]}]
set_property PACKAGE_PIN W6 [get_ports {disp[1]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {disp[1]}]
set_property PACKAGE_PIN U8 [get_ports {disp[2]}]
      set property IOSTANDARD LVCMOS33 [get_ports {disp[2]}]
set_property PACKAGE_PIN V8 [get_ports {disp[3]}]
      set property IOSTANDARD LVCMOS33 [get_ports {disp[3]}]
set property PACKAGE PIN U5 [get ports {disp[4]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {disp[4]}]
set_property PACKAGE_PIN V5 [get_ports {disp[5]}]
      set property IOSTANDARD LVCMOS33 [get_ports {disp[5]}]
set_property PACKAGE_PIN U7 [get_ports {disp[6]}]
      set property IOSTANDARD LVCMOS33 [get_ports {disp[6]}]
set_property PACKAGE_PIN U2 [get_ports {anodes[0]}]
      set property IOSTANDARD LVCMOS33 [get_ports {anodes[0]}]
set_property PACKAGE_PIN U4 [get_ports {anodes[1]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {anodes[1]}]
set_property PACKAGE_PIN V4 [get_ports {anodes[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {anodes[2]}]
set_property PACKAGE_PIN W4 [get_ports {anodes[3]}]
      set property IOSTANDARD LVCMOS33 [get_ports {anodes[3]}]
```

4)test

input	Ex binary out	Ex hex out	Actual hex out
0000+0000	00000000	0x00	0x00
0111+1010	00010001	0x11	0x11
1000+1000	00010000	0x10	0x10
1111+1111	00011110	0x1E	0x1E