



# ITE - Homework 9 - Solution

①

## Problem 1

(a) Output characteristic  $I_D$  versus  $V_{DS}$



(c) The two currents are exactly the same.

$$I_D = I_S$$

(d) At the threshold voltage, the FET's ②  
channel becomes conductive (enhancement  
mode FET) or non-conductive (depletion  
mode FET). Therefore the threshold is  
the boundary between a conductive and  
a non-conductive channel.

## Problem 2

- (a) Gate current is zero due to the insulating oxide under the gate.
- (b) Input power consumed by the FET is zero. The BJT consumes a higher input power.
- (c) A low-input power amplifier will not overload the signal source.
- (d) Similarities
- \* BJT and FET are three-terminal devices
  - \* Both are amplifier devices
  - \* Emitter  $\Rightarrow$  Source (similar)
  - \* Base  $\Rightarrow$  Gate (similar)
  - \* Collector  $\Rightarrow$  Drain (similar)

### (e) Differences

- \* BJT has a fixed threshold of the BE junction  $\Rightarrow 0.7V$

But FET can have any threshold voltage, e.g.  $-5V$ ,  $-1V$ ,  $0V$ ,  $3V$ ,  $6V$ ...


- \* BJT has pn junctions. FET has no pn junctions.  $\Rightarrow 0.7V$  has no relevancy for FETs.



# Problem 3

## FET bias circuits

(a)



⇒ Common-source amplifier circuit

$$I_D = 4 \text{ mA}$$

$$k = 5 \frac{\text{mA}}{\text{V}^2}$$

$$V_{th} = 2 \text{ V}$$

$$I_D = \frac{1}{2} k (V_{GS} - V_{th})^2$$

↳ unknown

⇒ Solve for  $V_{GS}$

$$\begin{aligned} \Rightarrow V_{GS} &= \sqrt{\frac{2 I_D}{k}} + V_{th} = \sqrt{\frac{2 \times 4 \text{ mA}}{5 \text{ mA/V}^2}} + 2 \text{ V} \\ &= 1.26 \text{ V} + 2 \text{ V} = \underline{\underline{3.26 \text{ V}}} \end{aligned}$$

$$\Rightarrow V_{Gate} = 3.26 \text{ V} \Rightarrow V_{R1} = 10 \text{ V} - 3.26 \text{ V} = 6.74 \text{ V}$$

Assume  $I_{R1} = 10 \mu\text{A} \Rightarrow$

$$\Rightarrow R_1 = \frac{V_{R1}}{I_{R1}} = \frac{6.74 \text{ V}}{10 \mu\text{A}} = \underline{\underline{674 \text{ k}\Omega}}$$

$$R_2 = \frac{V_{R2}}{I_{R2}} = \frac{3.26 \text{ V}}{10 \mu\text{A}} = \underline{\underline{326 \text{ k}\Omega}}$$


(b) Q-point is in the middle of the load line

$$\Rightarrow V_{DS} = 5 \text{ V} \Rightarrow V_{RD} = 5 \text{ V} \quad I_{RD} = I_D = 4 \text{ mA}$$

$$\Rightarrow R_D = \frac{V_{RD}}{I_{RD}} = \frac{5 \text{ V}}{4 \text{ mA}} = \underline{\underline{1.25 \text{ k}\Omega}}$$

⑥

(c)



This is a common-source amplifier

$$I_D = 4 \text{ mA} \quad k = 5 \frac{\text{mA}}{\text{V}^2} \quad V_{th} = 2 \text{ V}$$

$$I_D = \frac{1}{2} k (V_{GS} - V_{th})^2$$

↪ unknown

⇒ Solve eqn. for  $V_{GS}$

$$\begin{aligned} \Rightarrow V_{GS} &= \sqrt{\frac{2I_D}{k}} + V_{th} = \sqrt{\frac{2 \times 4 \text{ mA}}{5 \text{ mA/V}^2}} + V_{th} \\ &= 1.26 \text{ V} + 2 \text{ V} = \underline{\underline{3.26 \text{ V}}} \end{aligned}$$

There is no gate current  $\Rightarrow I_G = 0 \Rightarrow$

⇒ No voltage drop across  $R_G$

$$\Rightarrow V_D = V_G = 3.26 \text{ V}$$

$$\begin{aligned} \Rightarrow R_D &= \frac{V_{RD}}{I_{RD}} = \frac{V_{CC} - V_D}{I_{RD}} = \frac{10 \text{ V} - 3.26 \text{ V}}{4 \text{ mA}} = \\ &= \frac{6.74 \text{ V}}{4 \text{ mA}} = \underline{\underline{1.68 \text{ k}\Omega}} \end{aligned}$$

The choice of  $R_G$  is not critical.

Can be any value. Let us choose  $R_G = \underline{\underline{1 \text{ M}\Omega}}$

(d) Advantages of LHS circuit

- \* Gate bias side separated from load side (we prefer such separation)
- \* Voltage divider circuit is a standard circuit (which we like)
- \* Disadvantage: We need two resistors ( $R_1$  and  $R_2$ )

(e) Advantage of RHS circuit

- \* We need only one resistor for gate biasing

Problem 4

## True/false questions

(a) True

$$I_G = 0 \Rightarrow P_{In} = V_{GS} \times I_G = 0$$

(b) True

The bias network will consume some of the incoming power

(c) False

$$I_S = I_D$$

The two currents are exactly the same