

nerrunts wants attention now Sove Its work processinement jesime its wark asynchronous machanism concurrency program devices

Where do intellipts come from?

SIFIVE FU540-C000 F










Figure 3: FU540-C000 Interrupt Architecture Block Diagram.



Viogramming device memory mapped iso Icl/st read/wrtes control regresser of the device Cas stat: \$15 \$: device puls \$ into vart Varet gen Interrupts when the char has been sent. Keyboard connot to recv line generate interript KISC-V support for interrupts SIE voe bot for E, S, T SSTATUS: bit enable/disable SIP: Merry pending SCAVEC:

Interrupt (hw) If SIE bil set: Clear SIF bit sepc = PC some current mode mode & Supervisor pc = strec (> Usel+rap() Literryts and concurring 1) device + CPU run in parallelism => producer (consumer parallelism 2) interrupt Stops the current program interrupt enable/disable 3) topol driver + bottom cherver many cun in parallel using lass student



WREUNK()

Interry evolution Interrupt used to be-fast Simpl Now Slow device is mor complicated Ghit etlernet 1.5 mplds => 1 menystec 10/1/N CPV spins until device has down Waste Spu cycles if chuice is slow but if device it fast,
Saves British Exit cost
Dynamically switch between polling interpts