
HW Question 1

Estimate the total capacitance at the output of the NAND gate in the following layout. All dimensions are in microns and drawn to scale. Assume that Ciga = 0.5 fF/um2 and Ciga = 0.45 fF/um for both n and p transistors. Consider only the parallel plate capacitance component of the interconnect capacitance and use the interconnect capacitance values given in the previous slide.



The output of the NAND gate is affected by
the junctions at i, ii, iii and iv.

So, total capacitance = Capacitance (i) +
capacitance, (iii) +
capacitance, (iii) +
capacitance, (iv) +
Tuter connect capacitance
instruction

in= junction

(i) capacitance, c(i) = Cja(WpXYp) + Cjp(27p) Since Apmos and Bomos have Same deain. At gunction (i), $\omega_p = 6$, $\gamma_p = 8$ $\frac{C(i) = (0.5)(48) + (0.45)(16)}{C(i) = 31.2 fF} \rightarrow A$ Similarly for Capacitance in (Cii), wn = 3, 4n=6 Using Cga(WY) + Cjp(2Y+W) c(ii) = (or)(18) + (0,45)(15) [c(ii) = 15.75ff) -> (B) For c(iii), wp=6 4 4p=6 c(iii)=(0.5)(36)+(0.45)(18) [c(ii) = 26/1 fF]->0

. Uy for
$$C(iv)$$
, $\omega_{pn}=3$ d $\forall_{n}=6$

$$C(iv)=(0.5)(18)+(6.45)(15)$$

$$C(iv)=15.75fF) \longrightarrow D$$
we need to calculate interconnect capacitae for the shaded region (hed) in the diagram.

Given, metal 1 over field oxide = 0.03 fF/4m²
$$metal 1 \text{ over poly}=0.053 fF/4m²$$

$$C(interconnect)=(12)(0.030)+(6)(0.030)+(12)(0.030)+(5)$$

Output capacitance = A + B + C + D + E = 31.2+15.75+26.1+15.75 +1.876. [Output capacitance = 90.676 fF]