
Digital Integrated Circuit Design

Lecture 12 – Building Blocks (Adders)



Adib Abrishamifar EE Department IUST

Contents

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

Outline

- Types of logic circuit
 - Combinational
 - Sequential
- Design methods
 - Gate level design
 - Example: Full adder
 - Block level design
 - Example: Parallel adder, ALU
- Propagation Delay

Outline

Building Blocks for Digital Architectures


- Arithmetic unit
 - Bit-sliced datapath (Adders, Multipliers, Shifters, Comparators, etc.)
- Memory
 - RAM, ROM, Buffers, Shift registers
- Control
 - Finite state machine (PLA, random logic)
 - Counters
- Interconnect
 - Switches
 - Arbiters
 - Bus

Contents

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary


IUST: Digital IC Design 5/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Half Adder (Gate-level Design)




X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Half Adder (Gate-level Design)



- Half Adder
 - To add two binary numbers, we need to add 3 bits (including the carry)

Need Full Adder (so called as it can be made from two half-adders)



Contents

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 9/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Full Adder (Gate-level Design)

X	Y	Z	C	S		
0	0	0	0	0		
0	0	1	0	1		
0	1	0	0	1		
0	1	1	1	0		
1	0	0	0	1		
1	0	1	1	0		
1	1	0	1	0		
1	1	1	1	1		

$$ightharpoonup C = XY + XZ + YZ$$

	С					
X	00	01	11	10		
0			1			
1		1	1	1		

Full Adder

Alternative formula using algebraic manipulation

•
$$C = XY + XZ + YZ$$

•
$$= XY + (X + Y)Z$$

• =
$$XY + ((X \oplus Y) + XY)Z$$

•
$$= XY + (X \oplus Y)Z + XYZ$$

• =
$$XY + (X \oplus Y)Z$$

$$\bullet = X'(Y'Z + YZ') + X(Y'Z' + YZ)$$


•
$$= X'(Y \oplus Z) + X(Y \oplus Z)'$$

• =
$$X \oplus (Y \oplus Z)$$
 or $(X \oplus Y) \oplus Z$


Full Adder

$$C = XY + (X \oplus Y)Z$$

$$S = (X \oplus Y) \oplus Z$$




Full Adder made from two Half-Adders (+ OR gate)




IUST: Digital IC Design 13/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

► FA Gate Level (XOR FA, 16 Transistors)




IUST: Digital IC Design 14/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


► CPL FA (20 + 8 transistors)




IUST: Digital IC Design 15/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

 Delay Balanced FA (Identical Delays for Carry and Sum, 20 +2 transistors)







Carry generation


Sum generation


16/87

LECTURE 12: Building Blocks

Adib Abrishamifar 2008

- N-bit adder called CPA (Carry Propagate Adder)
 - ▶ Each sum bit depends on all previous carries
 - ▶ How do we compute all these carries quickly?






Contents

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 18/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


- Ripple-Carry Adder (Parallel Adder)
 - Consider a circuit to add two 4-bit numbers together and a carry-in, to produce a 5-bit result



IUST: Digital IC Design 19/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


- Ripple-Carry Adder (Parallel Adder)
 - ► Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay
 - Addition formulae for each pair of bits (with carry in), has the same function as a full adder
 - $C_{i+1} = X_i Y_i + (X_i \oplus Y_i) C_i$
 - $S_i = X_i \oplus Y_i \oplus C_i$

- Ripple-Carry Adder (Parallel Adder)
 - Cascading 4 full adders via their carries




IUST: Digital IC Design 21/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Ripple-Carry Adder (Parallel Adder)
 - Note that carry propagated by cascading the carry from one full adder to the next
 - ► Called Parallel Adder because inputs are presented simultaneously (in parallel)



IUST: Digital IC Design **22/87 LECTURE 12 : Building Blocks** Adib Abrishamifar 2008


- Ripple-Carry Adder (Parallel Adder)
 - Output Inverting (Carry-Sum)



IUST: Digital IC Design 23/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Ripple-Carry Revisited


$$ightharpoonup$$
 $G_{i:0} = G_i + P_i \cdot G_{i-1:0}$



How To Subtract ?

- Suppose added input to the adder that gave the one's complement of B
- ▶ What happens if set C₀ to 1 in the parallel adder?
- ▶ Sum = A + B + 1
- Then if select inverted B', Sum is A + B' + 1 = A + (B' + 1) = A + (-B) = A B
- ► Therefore can do subtract with the parallel adder if we add inverters and set C₀ to 1

Subtraction




IUST: Digital IC Design **26/87 LECTURE 12 : Building Blocks** Adib Abrishamifar 2008

Add / Sub Circuits Comparison

- ▶ Both the addition and subtraction circuits are based around the parallel adder
- For addition:
 - A and B are inputted directly to the adder
 - $C_{IN} = 0$
- **▶** For subtraction:
 - A is inputted directly
 - All the bits of B are complemented
 - C_{IN} = 1

An Adder / Subtraction Circuit



IUST: Digital IC Design 28/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Ripple-Carry Adder (Parallel Adder)
 - Advantage:
 - Simple logic, so small (low cost)
 - Disadvantage:
 - Slow (O(N) for N bits) and lots of glitching (so lots of energy consumption)
 - Propagation delay of ripple-carry parallel adders is proportional to the number of bits it handles
 - Maximum Delay: ((n-1)×2+3)t (it is shown in near future!)


IUST: Digital IC Design 29/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Contents

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary


IUST: Digital IC Design 30/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Calculation of Circuit Delays
 - ▶ As a simple example, consider the full adder circuit where all inputs are available at time 0. (Assume each gate has delay t)




IUST: Digital IC Design 31/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Calculation of Circuit Delays
 - ▶ More complex example: 4-bits parallel adder




IUST: Digital IC Design 32/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Calculation of Circuit Delays
 - Analyze the delay for the repeated block
 - ▶ where X_i, Y_i are stable at 0t, while C_i is assumed to be stable at mt



IUST: Digital IC Design 33/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Calculation of Circuit Delays



Calculation of Circuit Delays

- When i = 1, m = 0: S1 = 2t and C2 = 3t
- When i = 2, m = 3: S2 = 4t and C3 = 5t
- When i = 3, m = 5: S3 = 6t and C4 = 7t
- When i = 4, m = 7: S4 = 8t and C5 = 9t
- In general for an n-bit ripple-carry parallel adder
- $S_n = ((n-1)\times 2+2)t$
- $C_{n+1} = ((n-1) \times 2 + 3)t$


- Ways of improving the speed
 - Use better technology (e.g. ECL faster than TTL gates)
 - Faster technology is more expensive, needs more power, lowerlevel of integrations
 - Physical limits (e.g. speed of light, size of atom)
 - Use gate-level designs to two-level circuits! (use sum-of-products/product-of-sums)
 - Complicated designs for large circuits
 - Product/sum terms need MANY inputs!
 - Use clever (other) techniques

IUST: Digital IC Design 36/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary


IUST: Digital IC Design 37/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Carry-Bypass Adder (Carry-Skip Adder)
 - ▶ Carry-ripple is slow through all N stages
 - Carry-Bypass Adder allows carry to skip over groups of n bits
 - Decision based on n-bit propagate signal




IUST: Digital IC Design 38/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Carry-Bypass Adder (Carry-Skip Adder)
 - ▶ Carry-skip allows carry to skip over groups of m bits




IUST: Digital IC Design 39/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry-Bypass Adder (Carry-Skip Adder)




 $P_i = XOR(a_i, b_i)$

- Carry-Bypass Adder (Carry-Skip Adder)
 - Carry Skip Circuit
 - ▶ This Circuit calculate the carry for the next stage rapidly



Carry-Bypass Adder (Carry-Skip Adder)


- ▶ 4 (B)-bit Block
- Worst-case delay → carry from bit 0 to bit 15 = carry generated in bit 0, ripples through bits 1, 2, and 3, skips the middle two groups (B is the group size in bits), ripples in the last group from bit 12 to bit 15
- $T_{add} = t_{setup} + B t_{carry} + ((N/B) 1) t_{skip} + B t_{carry} + t_{sum}$



IUST: Digital IC Design 42/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


Carry-Bypass Adder (Carry-Skip Adder)

- Variable block sizes
 - A carry that is generated in, or absorbed by, one of the inner blocks travels a shorter distance through the skip blocks, so can have bigger blocks for the inner carries without increasing the overall delay




IUST: Digital IC Design 43/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Inversion Property
 - Inverting all inputs to a FA results in inverted values for all outputs



IUST: Digital IC Design 44/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Exploiting the Inversion Property
 - Minimizes the critical path (the carry chain) by eliminating inverters between the FAs



IUST: Digital IC Design 45/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Fast Carry Chain Design

- The key to fast addition is a low latency carry network
- What matters is whether in a given position a carry is

• generated
$$G_i = A_i \& B_i = A_i B_i$$

▶ propagated
$$P_i = A_i \oplus B_i$$
 (sometimes $A_i \mid B_i$)

▶ annihilated (killed)
$$K_i = \overline{A}_i \& \overline{B}_i$$

• Giving a carry recurrence of $C_{i+1} = G_i | P_i C_i$

$$C_1 = G_0 | P_0 C_0$$


 $C_2 = G_1 | P_1 G_0 | P_1 P_0 C_0$
 $C_3 = G_2 | P_2 G_1 | P_2 P_1 G_0 | P_2 P_1 P_0 C_0$
 $C_4 = G_3 | P_3 G_2 | P_3 P_2 G_1 | P_3 P_2 P_1 G_0 | P_3 P_2 P_1 P_0 C_0$

IUST: Digital IC Design 46/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 47/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Manchester Carry Chain (MCC)
 - Switches controlled by G_i and P_i
 - Total delay of
 - time to form the switch control signals G_i and P_i
 - setup time for the switches
 - signal propagation delay through N switches in the worst case




- Manchester Carry Chain (MCC)
 - ▶ 4-bit Sliced MCC Adder



IUST: Digital IC Design 49/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


Manchester Carry Chain (MCC)



IUST: Digital IC Design 50/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Manchester Carry Chain (MCC)
 - Stick Diagram

Propagate/Generate Row




IUST: Digital IC Design 51/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 52/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


Carry Select Adder

- Trick for critical paths dependent on late input X
- Precompute the carry out of each block for both carry_in = 0 and carry_in = 1 (can be done for all blocks in parallel) and then select the correct one by Mux



IUST: Digital IC Design 53/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry Select Adder




IUST: Digital IC Design 54/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary


IUST: Digital IC Design 55/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry Select Adder (Linear)



IUST: Digital IC Design 56/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry Select Adder (Linear): Critical Path




IUST: Digital IC Design 57/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary


IUST: Digital IC Design 58/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Carry Select Adder (Square Root)
 - ▶ This idea can be carried on in a logarithmic tree fashion to obtain the addition in log2(N) time



IUST: Digital IC Design 59/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry Select Adder (Square Root)




$$T_{add} = t_{setup} + 2t_{carry} + \sqrt{N}t_{mux} + t_{sum}$$

IUST: Digital IC Design 60/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 61/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Conditional Carry Adder
 - Increase speed twice!




IUST: Digital IC Design 62/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 63/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Carry Save Adder
 - When adding k n-bit numbers
 - Linear Array (or Tree) Summation



IUST: Digital IC Design

64/87


LECTURE 12: Building Blocks

Adib Abrishamifar 2008

- Carry Save Adder
 - When adding k n-bit numbers
 - Tree Summation


CPA


(Carry Propagate Adder)



IUST: Digital IC Design 65/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


- Carry Save Adder
 - When adding k n-bit numbers






IUST: Digital IC Design 66/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


Carry-Save Adder



IUST: Digital IC Design 67/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Carry Save Adder
 - ▶ Intermediate FA Cells
 - Better to have the same sum and carry delays (both contribute to critical path)






IUST: Digital IC Design 68/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Speed up summation with faster adders (Logarithmic)
 - Linear (Tree) array has several equal-length critical paths
 - ⇒ All adders need to be replaced
 - ▶ The carry-save array has only ONE critical path
 - ⇒ Replace only the final CPA (see next slide)

IUST: Digital IC Design 69/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Speed up summation with faster adders
 - ▶ Replace only the final CPA




IUST: Digital IC Design 70/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 71/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Wallace Tree
 - ▶ Sums in O(log m) steps




IUST: Digital IC Design 72/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 73/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- LookAhead Basic Idea
 - ► Carry-lookahead adder computes G_{i:0} for many bits in parallel
 - Uses higher-valency cells with more than two inputs



IUST: Digital IC Design 74/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008


LookAhead - Basic Idea

$$C_1 = G_0 + P_0C_0$$

$$Arr C_2 = G_1 + P_1G_0 + P_1P_0 C_0$$


$$C_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0 C_0$$

$$C_4 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0 C_0$$



IUST: Digital IC Design 75/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Look-Ahead: Topology



IUST: Digital IC Design 76/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Look-Ahead


Expanding Lookahead equations

•
$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o,k-2})$$

All the way

•
$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(... + P_1(G_o + P_oC_{i,o})))$$

Logarithmic Look-Ahead Adder



IUST: Digital IC Design 78/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Carry Lookahead Trees

$$C_o(G, P) = G + PC_i$$

 $S(G, P) = P \oplus C_i$

$$C_{o,0} = G_0 + P_0 C_{i,0}$$

$$C_{o,1} = G_1 + P_1 G_0 + P_1 P_0 C_{i,0}$$

$$C_{o,2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0}$$


$$= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{o,0}$$

Can continue building the tree hierarchically

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 80/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Adder Delays - Comparison





IUST: Digital IC Design 81/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 82/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Example: Domino Adder







Propagate (P) = $A \oplus B$

Generate (G) = AB

IUST: Digital IC Design 83/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Example: Domino Adder






Propagate

Generate

IUST: Digital IC Design 84/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Example: Domino Sum



IUST: Digital IC Design 85/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

- Outline
- Adders
 - Half Adder
 - Full Adder
 - Ripple-Carry Adder (Parallel Adder)
 - Calculation of Circuit Delays
 - Carry-Bypass Adder (Carry-Skip Adder)
 - Manchester Carry Chain (MCC)
 - Carry Select Adder
 - Linear
 - Square Root
 - Conditional Carry Adder
 - Carry Save Adder
 - Wallace Tree
 - Look-Ahead Adder
- Adder Delays Comparison
- Example
- Summary

IUST: Digital IC Design 86/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008

Summary

- ▶ This lecture describes one of the basic building blocks (Adders) and also implementation of them in transistor level
- Also noted how to choose an adder and designing fast ones

IUST: Digital IC Design 87/87 LECTURE 12 : Building Blocks Adib Abrishamifar 2008