

physically adding to solar ab initio
and some basic ab initio
radiative transfer
numerical codes with
some basic errors

$\text{C}_6\text{H}_5\text{CH}_2\text{OH} \rightarrow \text{C}_6\text{H}_5\text{CH}_2\text{O}^- + \text{H}^+$


↳ Schwerpunkt: Erneuerbare Energien (Kernkraft)

layer testbench. 18th Nov 2028.

testbench - top


test-

env



test:- generate the stimulus this will go through interface and go to dut

dut:- dut will give off which we are going to capture and check with the expected value which will tell pass or fail.



packet

monitor 1 → reference model

generation

virtual int-

Scorboard

→ testbench

↓ mailbox

↑ mailbox

drives

→ Vint.

↑ interface

DUT

→ monitor 2

Vint.

lets assume for HA .

packet :-

in packet we declare all input signal and output signal
and we randomise input signals. with declaring

generator :-

1. we take this handle of packet class (transcation).
2. we randomise the packet input signal with rand mode.
3. send the randomise input to the mailbox.

why mailbox ? :- it has two methods put and get .

driver :-

1. it takes the information from the mailbox by the help of get.
2. we define that input randomised to virtual interface.

dut :-

1. it will get the input from the interface.
2. you capture the information by the dut in monitor

monitor :-

1. capture input / output and .
2. gives information to referee model .

referee model :-

1. we create a logic similar to design .
2. you will have & output ; one from DUT one from referee model .

Scoreboard :-

1. If the output from both drivers are equal then packets fail.
2. Sometimes referee model can infinite scoreboard itself.

Why we need second monitor (not in portion of project).

1. monitor 2 has output whereas monitor 1 has input because referee model needs only input.

Coding :- (Code is written for HA so that you can understand better with simple design. In notes it is compared to one packet \Rightarrow transaction :- project).

design.sv :-

class transaction.

module half adder (s, c, a, b);

{rand bit a;} } randomising
{rand bit b; }

input a, b;

output s, c;

imp

bit sum;

xor x1 (s, a, b);

bit carry;

and a1 (c, a, b);

endmodule

function void display (string name);

\$display ("-----"),

\$display ("%s", name);

\$display ("-----");

\$display ("a = %d, b = %d", a, b);

\$display ("sum = %d, carry = %d", sum, carry);

\$display ("-----")

endfunction

end class

*Note:- in our project layer 1b you can see its

defined as fib_trans. and we have

randomise the only input i and displayed

all the parts.

generator :-

class generator; handle of packet (transaktion).

transaction trans; property No. 1

mailbox gen2dev; property No. 3.

↳ mailbox is a class where we have declared here.

function new (mailbox gen2dev); created a construction
of an mailbox gen2dev

↳ this.gen2dev = gen2dev;

↳ basically telling whenever the mailbox is called with
gen2dev that will be nothing but the mailbox gen2dev
in class generator.

task main () :

why?

The whole task will be repeated once

repeat (1)

begin . . . → basically creating objects.

trans = new(); → calling the packet class.

trans.randomize(); property No. 2.

↳ trans.display ("Generator"); it is the string
which is used to display.

gen2dev.put(trans);

↳ putting the output which is basically the
randomize input of design in the mailbox to send
from generator to deiner.

end

and task

endclass.

* Note:-

In our project instead of telling repeat (1) we made a function to conclusion based on mailbox but also give a count when to end the event.

We are also checking if the input are randomized or not to make sure there is no error.

rand fib-hans trans:-

end :-

→ ended;

interface:-

1. basically your interface is static and set are dynamic.
2. it is not possible to communicate directly from dynamic to static hence virtual interface.
3. basically few classes when we do new(); then the memory is allocated.
4. eg (DRIVER).Class VI → interface

virtual interface:- Is a pointer of interface.

driver:-

class driver;

key word → alias name of your interface
 virtual int vif; → handle of virtual interface
 mailbox gen deriv; → declaration

► created a constructor include & variables
 functional new (virtual intif vif, mailbox gen2dev);
 $\text{lev} \cdot \text{vif} = \text{vif};$ \hookrightarrow pointer to interface.
 $\text{late} \cdot \text{gen2dev} = \text{gen2dev}$
 endfunction.

task main;

repeat(1)

begin

transaction trans; calling object pvt.

gen2dev.v.get(trans); property 1

\hookrightarrow used only for input of design.

vif.a \Leftarrow trans.a;

what is \Leftarrow ?

\hookrightarrow non blocking assignment - so in order they are calculated at the last.

vif.b \Leftarrow trans.b;

trans.sum = vif.sum;

\hookrightarrow used for output of design

not imp. if trans.carry = vif.carry;

trans.display ("Diner");

\hookrightarrow calling the display function of class trans.

end

endtask.

why do we display again and again?

endclass.

* Note:- in our project the driver be fib bfm.

- because our design is sequential we have to consider reset.

task reset;

wait (!intf.reset); → we are waiting until we receive a reset signal, this is basically like suspending list.

```
$display ("Res- Initiated");
intf.bfm_cb.start <= 0; // initializing start FSM and
intf.bfm_cb.i <= 0; // input i to 0
wait (!intf.reset); // waiting until not reset.
$display ("Res- finished");
endtask;
```

- we are also displaying the no. of transaction and incrementing it with every transaction.

- we have repeated (@ (posedge intf.clk)) because

interface :-

interface int(); → notice this isn't a class

logic a;

logic b;

logic sum;

logic carry;

end interface

* Note:- usually interface contains 2 things one is clockblock and modport this HA design is small hence its not required here

* Note:-

in our project we do have clocking block and modport

1. one thing to remember is that you can't randomise your input here. basically under clocking bfm cb @ (clock posedge clk) your input will convert into output and vice-versa it is depending them at what clock they would occur
2. there are no output in monitor so all your logic under clocking monitor cb @ (posedge clk) will be inputs

3. what do you mean by default #1 output #1

4. here we have instiated modport BFM and modport MONITOR with the same logic for monitor and BFM logic significance.

* Note:-

The clock blocking and modport are internal function of the system verilog hence there is no separate module for that.

monitor;

class monitor;

virtual vif vif;
mailbox mon2scb } declaration

function new (virtual vif , mailbox mon2scb);
This . vif = vif;
This . mon2scb = mon2scb; } constructor
end function

task main();

repeat (#)

3;

begin. → handle for the packet-

transmission leans;

leans = new (); → object for the packet-

sampling of data } leans . a = vif . a; } It is taking the information
from virtual interface
leans . b = vif . b; } and putting it in a
leans . sum = vif . sum; } mailbox to scoreboard.
leans . carry = vif . carry; }
mon2scb . put (trans); }
mailbox } leans . display ("Monitor"); } ←

end

endtask

end class

* Note:-

Monitor and scoreboard are option

They are basically to cover every corner case i.e. get 99% code coverage. In our project

description coverage was 94% & enough and we have 98.3% here we didn't bother.

Scoreboard :-

class scoreboard;

mailbox mon2scb; // declaration

function new (mailbox mon2scb);

 this.mon2scb = mon2scb; } construction

endfunction

task main;

transaction trans; → object

repeat(1)

begin

 > you are getting the message
 mon2scb.get(trans); from mailbox send by
 monitor to scoreboard

verification of
design by

{ if ((trans.a * trans.b) == trans.sum)

 22 ((trans.a * trans.b) == trans.sum))

writing a

else

code to check the

{ error ("wrong result");

 inform model

logic of the design.

trans.display ("Scoreboard");

end

endtask

endclass

* Note:- refer to the note written under the monitor.

enviroment -

```
'include "transaction.sv"
#include "generator.sv"
#include "deivue.sv"
#include "monitor" } why don't they both have .sv?
#include "scoreboard"
```

class environment;

generator	gen;	} all the four block in picture
deivue	deiv;	
monitor	mon;	
scoreboard	sob;	

mailbox m₁; → gen2div

mailbox m₂; → mon2sob.

virtual intf vif;

function new (virtual intf vif);

>this.vif = vif;

m₁ = new();

m₂ = new();

gen = new (m₁) / gen2div

deiv = new (vif, m₁); } both interact with

mon = new (vif, m₂); } interfaw.

sob = new (m₂) / mon2sob.

endfunction

task.

play function.

goes to the function

task test();

task

gen.main(); }
driv.main(); }
mon.main(); }
scr.main(); }

join

end task

what is fork and join?

In SV, a fork / join
split the current thread
into multiple parallel
child threads, one
for each statement
in the block.

task dung()

test()

\$finish;

end task.

endclass.

Note:-

in our code there is few changes.

1. we have include our components.
2. we have our event and due to which there is change in our argument for different class.
3. we have an addition task as pre-test when we start our design.
4. we have additional task post-test when we wait till the ended is triggered and we wait till the no. of expectation matches the no. of transaction.
5. in our test we run pretest() → set() → posttest()

test.

include "environment.sv".
 program test(i_intf i_intf);
 ↳ we are passing the actual interface
 environment env; → declaring env.
 initial.

begin ↗ we are creating an env
 env = new(i_intf); within test -
 env. run(); → running the mode run which
 end triggers test() → which triggers
 endprogram. every other mode.

* Note:-

The only thing extra is that here we are giving the
 env. gen. repeat_count = 200; rather than hardcoding
 it in other places.

top module:

include "interface.sv"
 include "test"

module tbench_top;
 i_intf i_intf(); ↗ inviting the both modules.
 test t1(i_intf);
 ↳ passing actual interface.

half adder h1 c

- a. (i_intf.a), ↗ DUT.
- b (i_intf.b),
- c (i_intf.sum),
- d (i_intf.carry)

);

initial begin .

 \$dumpfile ("dump.vcd"); \$dumpvars; } for getting waveform
end.

endmodule .

* Note :-

1. in our top we have just added clock signal and basic on and off event.

⇒ We have additional coneypoints .

class fib cov;

fib trans trans = new();

congroup cov init;

option . per instance = 1;

 → FSM is allowed to be 001

ST: coneypoint trans.start \$bin st = \$0,13; 3 → max 3 bits

I : coneypoint trans.i \$bin i = \$10:3173; 3 → value 31

RY: coneypoint trans.ready \$bin rdy = \$0,13; 3 as 5 bits

 → FSM is allowed to be 001

DT: coneypoint trans.done Hck \$bin . dt = \$0,13; 3

 → FSM is allowed to be 001

F: coneypoint trans.f \$bins f = \$10:1346269; 7 3 →
max value of 10 bit can be 1346269.

for i = 31 f = 1346269 . which in binary is
0001 0100 1000 1010 1101 1101

endgroup .

function `new()`;
cov_inst = new; } created the
endfunction.

task main;
cov_inst < sample();
end task

endclass.