
# **SOC** Design

# Lab3 FIR

21106974 SHEN Zijun


### A. Block Diagram




The designed FIR contains 7 sub-blocks:

- 1. AXI Lite interface between master and Tap RAM
- 2. AXI\_Stream interface between master and Data\_RAM
- 3. AXI Stream interface between master and output data Yn
- 4. Finite state machine to generate ap\_ctrl signals to control other blocks
- 5. Tap RAM read/write address generator/controller
- 6. Data\_RAM read/write address generator/controller
- 7. FIR operation Engine


#### B. FSM design



- (1) At the beginning, master is executing configuration read/write to the Tap\_RAM, so FIR engine is in AP IDLE state (ap ctrl=100)
- (2) When configuration read/write is finished, awaddr will be programmed by master as 0x000 and wdata[0] will be programmed as 1, then FIR engine will turn to AP\_RUN state, ap\_ctrl will be programmed as 001 to indicate that FIR engine starts to process data.



- (3) Then FIR engine will continuously process data, so it will hold at AP\_RUN state and ap\_ctrl=000 to indicate that FIR engine is not IDLE.
- (4) Until the last Yn finish calculation and output through AXI\_Stream to the master (when both sm\_tvalid and sm\_tlast rise up), then FIR engine will turn to AP\_DONE state and ap ctrl =010 to indicate that FIR engine finish processing data.




(5) After processing data, FIR engine will turn to AP\_IDLE again. master will starts to enquire the state of FIR engine, araddr is 0x000. arvalid and rvalid are high. ap\_ctrl will be programmed as 100 to indicate that FIR engine is in IDLE state.


# C. Operation Description

## (1) AXI Lite:

## Configure write:



## Configure read:




## (2) AXI Stream and fir operation:


The Data RAM can only store 11 words.


For Tap RAM, it reads out 11 tap numbers in sequence and then repeat in cycle.

For Data RAM, it needs to read out 11 numbers and write 1 new data in a cycle, the new data will wait at the input of the RAM until WE signal pull up, then write into the RAM. WE signal is controlled by the counter in the address generator.



For yn, as we use pipeline structure, it needs 3 cycles (read, add, multiply) to get the calculation result. The accumulation result will be sent to AXI\_stream once each cycle. sm\_tvalid and sm\_tlast are controlled by 2 yn counter.





#### D. Resource usage

1. Slice Logic

-----

	Site Type		Used	1	Fixed		Prohibited	Δ	vailable	Util:	%
+	Slice LUTs*	1	343	+	0	1	0	+ 	53200	0.6	4
1	LUT as Logic	1	343	1	0	1	0	1	53200	0.6	4
	LUT as Memory	1	0	1	0	I	0	1	17400	0.0	0
	Slice Registers	1	223	1	0	I	0	1	106400	0.2	1
	Register as Flip Flop	1	191	1	0	1	0	1	106400	0.1	8
	Register as Latch	Ī	32	1	0	I	0	1	106400	0.0	3
	F7 Muxes	1	0		0	I	0	1	26600	0.0	0
1	F8 Muxes	1	0	1	0	1	0	1	13300	0.0	0

2. Memory

------


+		+		+		+		-+	+-		+
1	Site Type	1	Used	1	Fixed	1	Prohibited	1	Available	Util%	1
+		+		+		+		-+			+
1	Block RAM Tile	1	0	1	0	Ī	0	1	140	0.00	Ĺ
1	RAMB36/FIFO*	1	0	1	0	I	0	1	140	0.00	l
1	RAMB18	1	0	1	0	1	0	1	280	0.00	I
+		+		+		+		-+	+-		+

## E. Timing report


Attatched in github lab3/timing report.txt

#### F. Simulation waveforms

#### Coefficient write:



#### Coefficient read:



#### Data in/out

