

T5L
CPU_OS
CPU_GUI
PACKAGE:ELQFP128
VDD=1.25V T5L1
VDD=1.20V T5L2/T5L0
VDDPLL=VDD
VIO=3.3V
AVDD=3.3V
VREF=3.3V
Max HVGA difference of Chip Apps
IC | Bit color | TA Mode | DGUS II Mode
T5L0 | 18bit | 1024*768 | 854*480
T5L1 | 24bit | 1366*768 | 720*720
T5L2 | 24bit | 1920*1080 | 1366*768
PS:DGUS II T5L1 MB not exceed 512*1024
LCD data interface
RGB LCD INTERFACE
LED BL
<=1.5W 5V 33uH
<=2.5W 5V 22uH
>2.5W 5V 10uH
ILED=400/R8 mA
MUSIC SPEAKER
Speaker Output
IC6
NS4150B
IC2
74HC138
Multi SPI Flash
SPI 16M NOR
SPI 16M NOR
SPI 16M NOR
SPI 16M NOR
or SPI 128M NAND
or SPI 512M NAND
Used in add Flash !
JTAG Debug Select:
0=GUI 1=OS
ON:JTAG GUI
OFF:JTAG OS
JP1
JUMPER
JTAG PRG
JTAG Interface
SGM809S
Power On Reset
Can used in extended FLASH mode!
CS_A @ only 1 FLASH
IC3
GD/FM/BY/XTX25Q32/64/128
SPI Nor Flash
SD/SDHC
SD/SDHC
5RTP
5RTP Interface
4RTP
4RTP Interface
CTP
CTP Interface
Buzzer
3.3V T5L TXD to 3.3V TXD
5V IO to 3.3V IO
IC5
TLV62568
1.2V Core
C28
T5L0 Min60uF
T5L1,T5L2 Min 40uF
IC4
TLV61046A
LCD Bias
IC7
SGM2019-33
3.3V IO
Title
T5L UI TA&DGUS2
Size
A3
Number
Revision
Date: 28-Jul-2022
Sheet of
File: F:\硬件研发组管理\钉钉群 文件\PCB\Project Outputs for T5L\原理图\DEMO.ddb
Drawn By: