## x64 vs x86 Perfomance

Firstly, here is the analysis of the x64 assembly code.

```
result = a[i]
                     + xpwr10 * result;
00007FF6CD781460 mulsd xmm1,xmm11
    result2 = a[i - 1] + xpwr10 * result2;
 00007FF6CD781465 mulsd xmm3,xmm11
    result3 = a[i - 2] + xpwr10 * result3;
 00007FF6CD78146A mulsd xmm4,xmm11
 00007FF6CD78146F addsd
                           xmm1,mmword ptr [r8+10h]
 00007FF6CD781475 addsd xmm3,mmword ptr [r8+8]
    result4 = a[i - 3] + xpwr10 * result4;
 00007FF6CD78147B mulsd
                           xmm5,xmm11
 00007FF6CD781480 addsd
                          xmm4,mmword ptr [r8]
    result5 = a[i - 4] + xpwr10 * result5;
 00007FF6CD781485 mulsd
                         xmm6,xmm11
 00007FF6CD78148A addsd
                          xmm5,mmword ptr [r8-8]
    result6 = a[i - 5] + xpwr10 * result6;
 00007FF6CD781490 mulsd
                           xmm7,xmm11
 00007FF6CD781495 addsd xmm6,mmword ptr [r8-10h]
    result7 = a[i - 6] + xpwr10 * result7;
 00007FF6CD78149B mulsd
                           xmm8,xmm11
                          xmm7,mmword ptr [r8-18h]
 00007FF6CD7814A0 addsd
    result8 = a[i - 7] + xpwr10 * result8;
 00007FF6CD7814A6 mulsd xmm9,xmm11
    result8 = a[i - 7] + xpwr10 * result8;
 00007FF6CD7814AB addsd xmm8,mmword ptr [r8-20h]
    result9 = a[i - 8] + xpwr10 * result9;
                        xmm10,xmm11
 00007FF6CD7814B1 mulsd
 00007FF6CD7814B6 addsd
                          xmm9,mmword ptr [r8-28h]
    result10 = a[i - 9] + xpwr10 * result10;
                        xmm0,xmm11
 00007FF6CD7814BC mulsd
 00007FF6CD7814C1 addsd
                          xmm10,mmword ptr [r8-30h]
 00007FF6CD7814C7 addsd
                          xmm0,mmword ptr [r8-38h]
 00007FF6CD7814CD sub
                          r8,50h
 00007FF6CD7814D1 sub
                            rdx,1
 00007FF6CD7814D5 jne
                            poly_opt+1D0h (07FF6CD781460h)
  }
```

And here is the assembly code for the x86 code.


```
    Viewing Options

      result = a[i] + xpwr10 * result;


○ 008414C0 mulsd

                        xmm3,mmword ptr [esp+10h]
      result2 = a[i - 1] + xpwr10 * result2;
 00B414C6 mulsd xmm7,mmword ptr [esp+10h]
      result3 = a[i - 2] + xpwr10 * result3;
 00B414CC mulsd xmm6,mmword ptr [esp+10h]
 00B414D2 addsd
                        xmm3,mmword ptr [ebx+10h]
     result4 = a[i - 3] + xpwr10 * result4;
 00B414D7 mulsd xmm5,mmword ptr [esp+10h]
      result5 = a[i - 4] + xpwr10 * result5;
 00B414DD mulsd
                       xmm4,mmword ptr [esp+10h]
     result6 = a[i - 5] + xpwr10 * result6;
 00B414E3 mulsd
                       xmm1,mmword ptr [esp+10h]
     result7 = a[i - 6] + xpwr10 * result7;
result8 = a[i - 7] + xpwr10 * result8;
result9 = a[i - 8] + xpwr10 * result9;
 00B414E9 mulsd
                        xmm2, mmword ptr [esp+10h]
      result10 = a[i - 9] + xpwr10 * result10;
                     xmm0,mmword ptr [esp+10h]
 00B414EF mulsd
 00B414F5 movsd
                        mmword ptr [esp+30h],xmm3
 00B414FB movsd
                        xmm3,mmword ptr [esp+60h]
                      xmm3,mmword ptr [esp+10h]
 00841501 mulsd
      result10 = a[i - 9] + xpwr10 * result10;
 00B41507 addsd xmm7,mmword ptr [ebx+8]
00B4150C addsd xmm6,mmword ptr [ebx]
 00B41510 addsd
                       xmm5,mmword ptr [ebx-8]
                      xmm3,mmword ptr [ebx-20h]
xmm4,mmword ptr [ebx-10h]
xmm1,mmword ptr [ebx-18h]
xmm2,mmword ptr [ebx-30h]
xmm0,mmword ptr [ebx-38h]
mmword ptr [esp+60h],xmm3
 00B41515 addsd
 00B4151A addsd
 00B4151F addsd
 00B41524 addsd
 00B41529 addsd
 00B4152E movsd
 00B41534 movsd
                       xmm3,mmword ptr [esp+68h]
                       xmm3,mmword ptr [esp+10h]
 00B4153A mulsd
                       xmm3,mmword ptr [ebx-28h]
 00841540 addsd
 00841545 sub
                       ebx,50h
 00B41548 movsd
                       mmword ptr [esp+68h],xmm3
 00B4154E movsd
                       xmm3,mmword ptr [esp+30h]
 00B41554 sub
                       edx,1
 00B41557 jne
                       poly_opt+1F0h (0B414C0h)
 00B4155D movsd
                       mmword ptr [esp+58h],xmm1
 00B41563 movsd
                       xmm1, mmword ptr [esp+70h]
 00B41569 movsd
                       mmword ptr [esp+50h],xmm4
                       xmm4, mmword ptr [esp+78h]
 00B4156F movsd
                       mmword ptr [esp+48h],xmm5
 00B41575 movsd
                       xmm5,mmword ptr [esp+80h]
 00B4157B movsd
                       mmword ptr [esp+40h],xmm6
 00B41584 movsd
                       xmm6, mmword ptr [esp+88h]
 00B4158A movsd
                       mmword ptr [esp+38h],xmm7
 00B41593 movsd
 00B41599 movsd
                        xmm7, mmword ptr [esp+90h]
   }
```

At first glance, you can tell there are already more instructions for the x86 assembly code. Here is a flow chart to explain the x64 assembly code.




Ten xmm registers here are used as accumaltors. xmm2 is a local register not shown in the flow chart(because it's a local register) that actually stores the value for x. This allows multiplication of 2 registers to be carried out at the same time. Then the accumulators can do addition with the next elements after they get loaded.



The flowchart is similar to the x64 assembly flowchart where it also multiplies with x and do addition with the next element. The biggest difference is that x86 does not have as many xmm registers. The consequence is that x is now stored in the stack, as well as 2 other accumulators. This results in the xmm3 register having to swap out the values for the 2 accumulators from the stack and finally restoring the original accumulator at the end for the next loop.

## Lastly, here is a graph to show the difference between the cpe for x86 and x64.



As expected, x64 has a lower cpe as x86 requires one of the xmm registers to constantly swap in the 2 accumulators from the stack to perform the algorithm, which results in more cycles.