# University of Engineering and Technology, Peshawar

Department of Computer Systems Engineering. <u>Course Lab: CSE-308 Digital System Design</u>

Zubair Khan
Section
Batch
Submitted to



19 PWCSE 1797
A
21 (Spring\_2022)
Engr. Madiha Sher

## LAB#5TITLE

# IMPLEMENTATION OF A 8 BIT RING COUNTER


#### Objective:

- To become familiarized with behavior level modeling
- To be able to implement sequential circuits using Verilog
- To Implement an 8 Bit Ring Counter on Spartan 6 FPGA starter kit.

### Block Diagram:

The Spartan 6 kit has a clock source of 100 MHz. If we use it in applications like counters, the counter will count at an incredibly fast speed and we will not be able to see the output. Your task is to divide the 100 MHz frequency into a 1 Hz frequency. The Module Clock divider is responsible will be responsible for it.

The functional detail of the 8-bit Ring Counter is shown in the following figures.



# **I/O Connection:**

The output of the Ring Counter should be connected to 8 LEDs on Spartan 3 Starter Kit. The clock input is connected to pin "T9" on the board. The LEDs should turn on and off one by one from left to Right with an interval of 1 second.

	- 10	1	coun				-
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0
0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0
1	0	0	0	0	0	o	0
0	0	0	0	0	0	0	1

#### CODE:

```
module ringcounter(
    input clk,
    input rst,
    output reg [7:0] count
    //reg [7:0] count
    );
clk divider cd(clk,clkl,rst);
always @(posedge clkl)
begin
   if(rst)
      count<=8'b10000000;
   else
      begin
         count <= count << 1; //Shift Left (Fill with Zero)</pre>
         count[0] <= count[7];
         //Compare blocking assignment (=) VS non-blocking assignment (<=)
      end
end
endmodule
module clk divider(clk,clkl,rst);
integer counter=0;
input clk, rst;
output reg clkl;
always@(posedge clk)
begin
   if(rst)
      begin
         counter=0;
         clk1=0;
      end
   else
      begin
         counter=counter+1;
         if(counter==1000000)
            begin
               clkl=~clkl;
               counter=0;
            end
      end
end
endmodule
```

#### **UCF FILE:**

```
# PlanAhead Generated physical constraints

NET "clk" LOC = V10;

NET "rst" LOC = F17;

NET "count[0]" LOC = P15;

NET "count[1]" LOC = P16;

NET "count[2]" LOC = N15;

NET "count[3]" LOC = N16;

NET "count[4]" LOC = U17;

NET "count[5]" LOC = U18;

NET "count[6]" LOC = T17;

NET "count[6]" LOC = T17;
```

### I/O PIN PLANNING:

I/O Ports											
Name	Direction	Neg Diff Pair	Site	Fixed	Bank	I/O Std	Vcco	Vref	Drive Stre	Slew T ^	<sup>1</sup> Pull Type
∠ □ · ② All ports (10)											
₹ dk	Input	\	/10	~	1	2 default (LVCMOS25)					NONE
rst □	Input	F	17	$\checkmark$	1	1 default (LVCMOS25)					NONE
🔁 🗟 🔞 count (8)	Output				1	1 default (LVCMOS25)	2.500		12	SLOW	NONE
count[7]	Output	1	Г18		1	1 default (LVCMOS25)	2.500		12	SLOW	NONE
— ✓ count[6]	Output	1	Γ17	~	1	1 default (LVCMOS25)	2.500		12	SLOW	NONE
	Output	l	J18	$\checkmark$		1 default (LVCMOS25)	2.500		12	SLOW	NONE
·····································	Output	l	J17	~	1	1 default (LVCMOS25)	2.500		12	SLOW	NONE
	Output	1	V16		1	1 default (LVCMOS25)	2,500		12	SLOW	NONE
·····································	Output	1	V15	$\overline{\checkmark}$		1 default (LVCMOS25)	2.500		12	SLOW	NONE
······ <b>⊘</b> count[1]	Output	F	P16	$\checkmark$	1	1 default (LVCMOS25)	2.500		12	SLOW	NONE
	Output	F	15	~		1 default (LVCMOS25)	2,500		12	SLOW	NONE

### **OUTPUT:**

