

From Fallbacks to Performance: Towards Better GlobaliSel Performance on AArch64 NEON Platforms

Speaker: Madhur Amilkanthwar

In collaboration with:

Dhruv Chawla, Tianyi Guan




Agenda

- GloballSel Quick Introduction and Status
- Our Contributions
- Results
- Next Steps

GloballSel

- An alternate Instruction Selector that works on linear IR (GMIR, MIR) unlike DAG.
- Translates LLVM IR instructions to MIR in a phased manner.

- Promises compile-time improvements and offers platform to do function-wide optimizations.
- Default instruction selector at -00 for AArch64 fallbacks to SDAG for other optimization levels.
- Our experience:
 - TSVC, RajaPerf, SPEC 2017, LLVM Test-suite falls back to SDAG.





Goals

- Our long-term goal is to make GloballSel the default instruction selector.
- We are taking an empirical approach and trying various known benchmarks with GloballSel.
- A lot of work to do in supporting basic instructions and patterns.
- But... where do we start?
 - We start with something small and simple which allows us to get the ball rolling.
 - A small benchmark suite which can uncover issues in the framework.
 - o Is there one out there which is widely known and small enough? Yes, TSVC!



TSVC and Scope

- TSVC Test-Suite for Vectorizing Compilers
- Big file containing 152 small computation kernels focusing on loop optimizations.
- Kernel naming convention s<number>

Our Scope:

- We focused on AArch64 Advanced SIMD a.k.a. NEON platform. Let's deal with SVE a bit later!
- Specifically targeting for -mcpu=grace.
- Compile with -03 -fglobal-isel

Experimentation Setup:

- Isolated kernels to avoid i-cache and d-cache misses.
- Executed each kernel 5 times and taking minimum.

Status back in Feb 24:


One kernel falls back to SDAG – s317



TSVC s317 Kernel

• The loop was being vectorized with VF = 4, Unroll Factor = 2.

```
%vec.phi = phi <4 x float> [ <1, ...>, %ph ], [ %0, %vec.body ]
%vec.phi20 = phi <4 x float> [ <1, ...>, %ph ], [ %1, %vec.body ]
%0 = fmul fast <4 x float> %vec.phi, <0.99, ...>
%1 = fmul fast <4 x float> %vec.phi20, <0.99, ...>
```





TSVC s317 Kernel

Fixing the fallback

```
define <8 x i32> @test(<4 x i32> %a, <4 x i32> %b) {
   %c = call <8 x i32> @llvm.vector.interleave2(<4 x i32> %a, <4 x i32> %b)
   ret <8 x i32> %c
}
   SDAG
   GISel
```


We added support for lowering the intrinsics to IRTranslator

#85199 [GloballSel] Add support for interleave and deinterleave intrinsics to IRTranslator



Performance Comparison

No fallback. Everything goes through Global ISel... but what about the performance?





TSVC s1279 Kernel

~65% slower on GloballSel than SelectionDAG

The two if-conditions get merged into a single condition, with a select:

```
%0 = fcmp olt <4 x float> %wide.load, zeroinitializer
%1 = fcmp ogt <4 x float> %wide.load39, %wide.load
%2 = select <4 x i1> %0, <4 x i1> %1, <4 x i1> zeroinitializer
```

2

```
This select gets optimized into an AND after PreLegalizerCombiner, i.e.
```

$$%18:_(<4 \times s1>) = G_AND %15:_, %72:_$$




The Fixes

- The fix adds rules to AArch64LegalizerInfo.cpp to avoid expansion.
 - Issue: Legalizer was scalarizing any G_FREEZE not of the type <2 x s64>
 - Fix: legalize G_FREEZE like other vector operations
- Solution: #88469 Avoid scalarizing G_FREEZE and G_IMPLICIT_DEF
- Other fixes:
 - <u>#89017</u> [AArch64] Fold COPY(y:gpr, DUP(x:fpr, i)) -> UMOV(y:gpr, x:fpr, i)
 - $\frac{\#89023}{[GISel][CombinerHelper]}$ Combine op(trunc(x), trunc(y)) -> trunc(op(x, y))



What do we gain?

- Performance uplift: Performance recovered, minor slowdown present.
- Collected at LLVM Commit: dbc1 (03 June 2024 After our fixes)





TSVC s3110 Kernel

~50% slower on GloballSel than SelectionDAG

```
real_t s3110(struct args_t * func_args)
  // ...
                                                                          LLVM IR
  real_t max;
                                                       for.body:
  for (int nl = 0; nl < (...); nl++) {
                                                         %0 = load float, ptr @aa, align 64
   max = aa[0][0];
   for (int i = 0; i < LEN_2D; i++)
                                                         br (...)
     for (int j = 0; j < LEN_2D; j++)
       if (aa[i][j] > max)
                                                       for.body.inner:
         max = aa[i][j];
                                                                = load float, ptr %<...>, align 4
                                                         %3
                                                                = fcmp ogt float %3, %max
                                                         %cmp
                                                         %max.2 = select i1 %cmp, float %3, float %max
                                                         br i1 (...)
```

Source Code



TSVC s3110 Kernel

~50% slower on GloballSel than SelectionDAG

```
# Machine code for function s3110
                       # ...
                        bb.3.for.body:
 Load of float
                         \%0:gpr(s32) = G_LOAD \%1:gpr(p0) ::
stored into GPR!
                            (dereferenceable load (s32) from @aa, align 64)
                       bb.4.for.body.inner.preheader:
                          %2:gpr(s32) = G_PHI \%0:gpr(s32), \%bb.3,
                                              %8:fpr(s32), %bb.<...>
                          G BR (...)
                       bb.7.for.body.inner:
                         %3:gpr(s32) = G PHI %2:gpr(s32), %bb.4,
                                               %8:fpr(s32), %bb.7
                         \%6:fpr(s32) = G LOAD \%20:gpr(p0) ::
                                             (load (s32) from %ir.<...>)
                         %4:fpr(s32) = COPY %3:gpr(s32)
  Unnecessary
copies from GPR
                         \%7:gpr(s32) = G_FCMP_floatpred(ogt), \%6:fpr(s32), \%4:fpr
    inserted
                         %5:fpr(s32) = COPY %3:gpr(s32)
                          \%8:fpr(s32) = G_SELECT \%7:gpr(s32), \%6:fpr, \%5:fpr
                          G_BR (...)
```

Issue:

RegBankSelect phase failed to assign optimal register banks to operands.

It did not analyze uses of G_LOAD beyond PHI nodes and assigned GPR bank which resulted in unnecessary copies.

The fix:


Analyze uses of G_LOAD in PHI node recursively.

If the def of PHI is used by instructions that only uses FP operands, then assign FPR to the def of G_LOAD.


The patch: #94618



Finally... where do we stand?



After





Conclusions

Achievements:

- Fallback free TSVC at -O3 level for Advanced SIMD (Neon)
- Compile-time neutral performance parity of Globallsel with Selection DAG for TSVC.

Future Work:

- Ongoing SVE support.
- Benchmark and workload analysis
 - SPEC 2017, RAJAPerf, LLVM Test-suite and further.
- GloballSel by default is a long road
 - Patches welcome, come join us!

Current Status

Benchmark	# fallbacks	Notes
SPEC 2017, intrate	52	4 out of 9 benchmarks compile without fallbacks to SDAG.
RAJAPerf	6	G_EXT, G_AND and G_PTRTOINT
LLVM Test-suite	1029	Inline asm, G_EXT, G_FREEZE and many more are missing support.

our <u>patch</u> to support varargs in InstructionSelect phase reduced many fallbacks.



