


Exploiting Wasted Hardware Abstractions For Efficient Model Checking


LLVM Developers' Meeting 2024 - Santa Clara, 23 October 2024

Luisa Cicolini, Bea Healy, Tobias Grosser



what's that?





No, Thanks!


Many tools to learn Little Reuse Implementations Repeated Redundancy


No, Thanks!

Many tools to learn
Little Reuse
Implementations Repeated
Redundancy





CIRCT







CIRCT





CIRCT





What about Verification?

Safety Properties

"Something never happens"

What about Verification?


Safety Properties

"Something never happens"

Reachability Properties


"A certain state is eventually reached in any execution"








CIRCT:


%c = comb.and %a, %b : i1












```
Vars: x, y, z
%a = x
%b = y
%c = x && y
%d = z
```





clock cycle = 0


```
Vars: x, y, z

%a = x

%b = y

%c = x && y

%d = z
```



clock cycle = 1

```
Vars: x, y, z, x<sub>1</sub>, y<sub>1</sub>


%a = x<sub>1</sub>


%b = y<sub>1</sub>


%c = x<sub>1</sub> && y<sub>1</sub>

%d = x && y
```


















```
Vars: x_1, y_1, z_2, x_1, y_1, x_2, y_2
%a = x_2
%b = y_2
%c = x_2 && x_2
%d = x_1 && x_2
```





Unrolled Bounded Model Checking

%b =
$$y_1$$

%c = x_1 && y_1
%d = x && y

%a =
$$x_2$$

%b = y_2
%c = x_2 && x_2
%d = x_1 && y_1



SMT Model ♥ clock cycle: **UNSAT** Something bad happens

SMT Model ♥ clock cycle: **UNSAT** ¬ Safety Property

♥ clock cycle:

SMT Model

UNSAT if the safety property holds

¬ Safety Property



SMT Model ♥ clock cycle: SAT State is eventually reached

SMT Model ♥ clock cycle: SAT Reachability Property


♥ clock cycle:


SMT Model


SAT if the liveness property is covered


Reachability Property














can state C be reached?







Not just for CIRCT!



Not just for CIRCT!



CIRCT - Verification




Traditional Hardware Design

Frontends




Traditional Hardware Design






Traditional Hardware Design





Multi-Level Hardware Design in CIRCT^[1]




[1

[1] https://circt.llvm.org/


42

Multi-Level Hardware Design in CIRCT





Multi-Level Hardware Design in CIRCT



Multi-Level Hardware Design in CIRCT



What about Verification?





What about Verification?

Safety Properties

"Something never happens"

What about Verification?

Safety Properties

"Something never happens"

Reachability Properties

"A certain state is eventually reached"






















Can we exploit higher level abstractions for model checking?
















Can we check something useful at FSM level?


High Level IR RTL







variable, variable, output, FSM Dialect guard_{1,m} FSM.mlir instance transition_{1,1} state₁ action_{1,m} transition_{1,m} state












$$F_A(t, \underline{x})$$



$$F_A(t, \underline{x})$$



$$F_A(t, \underline{x})$$



$$F_A(t, \underline{x}) \qquad F_B(\underline{x}, t+1)$$

$$\frac{\text{in}(t)}{\text{t}} \qquad \frac{\text{in}(t+1)}{\text{t}+1}$$

$$\dots \longrightarrow A \longrightarrow B \longrightarrow \dots$$

$$g(\underline{x}, \underline{\text{in}}(t)), a(\underline{x}, \underline{\text{in}}(t))$$

$$F_A(t, \underline{x}) \&\& g(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a(\underline{x}, \underline{in}(t+1), t+1))$$




$$\frac{\text{in}(t)}{\text{t}} \qquad \frac{\text{in}(t+1)}{\text{t}+1}$$
...
$$A \longrightarrow B \longrightarrow \dots$$

$$g(\underline{x}, \underline{\text{in}}(t)), a(\underline{x}, \underline{\text{in}}(t))$$

$$F_A(t, \underline{x})$$
 && $g(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a(\underline{x}, \underline{in}(t+1), t+1))$

Uninterpreted Bool functions






$$F_A(t, \underline{x}) \& g(\underline{x}, \underline{in}(t)) \implies F_B(a(\underline{x}, \underline{in}(t+1), t+1))$$

Necessary condition only




Problem: SMT Solvers are Dumb



s ₀ (t)	
s ₁ (t)	
s ₂ (t)	
s _n (t)	




Problem: SMT Solvers are Dumb



s _o (t)	t = 0
s ₁ (t)	t = 1
s ₂ (t)	t = 2 && g ₁₂
s _n (t)	t = m




Problem: SMT Solvers are Dumb



$$\exists t, \exists x \in \underline{x} :$$
 $F_{sn}(t) \&\& F_{s1}(t)$



Problem: SMT Solvers are Dumb



s ₀ (t)	t = 0
s ₁ (t)	t = 1
s ₂ (t)	t = 2 && g ₁₂
s _n (t)	t = m t = 1

Solution: Mutual Exclusion

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
  ; property
F_A(t, \underline{x}) \Rightarrow !F_B(..., t)

F_A(t, \underline{x}) \Rightarrow !F_C(..., t)
F_{\Delta}(t, \underline{x}) \Rightarrow !F_{M}(..., t)
```

Solution: Mutual Exclusion

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
  ; property
F_A(t, \underline{x}) \Rightarrow !F_B(..., t)

F_A(t, \underline{x}) \Rightarrow !F_C(..., t)
F_{\Delta}(t, \underline{x}) \Rightarrow !F_{M}(..., t)
```

Guarantee one active state at any time-step t



$$F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))$$

$$F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))$$
...

"eventually state B will be reached"

$$\forall t, \forall x \in \underline{x} : F_B(t, \underline{x}) \Rightarrow false$$

$$F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))$$

$$F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))$$
...

"eventually state B will be reached"

$$\forall t, \forall x \in \underline{x} : F_B(t, \underline{x}) \implies \text{false}$$
$$= !F_B(t, \underline{x}) \mid\mid \text{false}$$

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
...
```

"eventually state B will be reached"

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
...
```


"eventually state B will be reached"

$$\forall t, \forall x \in \underline{x} : F_B(t, \underline{x}) \implies \text{false}$$

$$= !F_B(t, \underline{x}) \mid\mid \text{false}$$


$$= !F_B(t, \underline{x})$$

UNSAT




$$\forall t, \forall x \in \underline{x} : !F_{sn}(t)$$






 $\forall t, \forall x \in \underline{x} : !F_{sn}(t)$






$$\forall t, \forall x \in \underline{x} : !F_{sn}(t)$$





 $\forall t, \forall x \in \underline{x} : !F_{sn}(t)$





 $\forall t, \forall x \in \underline{x} : !F_{sn}(t)$

UNSAT

...

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
...
```

"x_i is always 1 in state B"

$$F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))$$

$$F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))$$

•••

"x_i is always 1 in state B"

$$\forall t, \forall x \in \underline{x} : F_B(t, \underline{x}) \Rightarrow x_i = 1$$

```
F_{A}(t, \underline{x}) &\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))
F_{B}(t, \underline{x}) &\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))
...
```

"x is always 1 in state B"

$$\forall t, \forall x \in \underline{x} : F_{R}(t, \underline{x}) \Rightarrow x_{i} = 1$$

$$F_{A}(t, \underline{x}) \&\& g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_{B}(a_{AB}(\underline{x}, \underline{in}(t+1), t+1))$$


$$F_{B}(t, \underline{x}) \&\& g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_{C}(a_{BC}(\underline{x}, \underline{in}(t+1), t+1))$$

•••

"x_i is always 1 in state B"


$$\forall t, \forall x \in \underline{x} : F_B(t, \underline{x}) \implies x_i = 1$$

SAT




$$\forall t, \forall x \in \underline{x} : F_{x2}(t, \underline{x}) \\ \Rightarrow x = 2$$






$$\forall t, \forall x \in \underline{x} : F_{x2}(t, \underline{x}) \\ \Rightarrow x = 2$$





$$\forall t, \forall x \in \underline{x} : F_{x2}(t, \underline{x}) \\ \Rightarrow x = 2$$








$$\forall t, \forall x \in \underline{x} : F_{x2}(t, \underline{x}) \\ \Rightarrow x = 2$$

$$= !F_{x2}(t, \underline{x}) || x = 2$$











HLS Real FSMs [HLS] Synthetic FSMs [SYN]


FSM






















FSMT vs. AVR: reachability property - SYN



FSMT vs. AVR: reachability property - SYN



FSMT vs. AVR: reachability property - HLS



FSMT vs. AVR: reachability property

