























使用跳线帽短接4、6可禁用FPGA（IO高阻）。



原理图				更新日期	2026-06-10
				创建日期	2026-06-05
图页	PWR_PORTS			物料编码	
绘制		FPGA_ARM			
审阅					
		版本	尺寸	页	2 共 2
		V1.0	A3		