

Pinned memory





So for: data is transferred in full before computation begins

Code example: streams

-SGPV CPV -

Streaming model:

- 1) Transfer data in smaller chunks
- 2) GPU can start processing chunks to GPU 3) Continue to transfer additional chunks to
- 4) Overlap Computation + communication

Streaming source -> GPU -> CPV

(Sensor) GRU -> canalysis operate GPV in steaming mode

Vector addition:

$$C = A + B$$

Stream D stream o stream 1 streamo


Single stream!


Stream O: Gpy(A) Gpy(B)

Stream 0: [apt A] [apy (B) | K | Copy (C) | Copy (A) | Copy (B) | K | Copy (C) | Copy (B) | K | Copy (C) | Copy (B) | K | Copy (C) | Copy

Unified memory

https://devblogs.nvidia.com/unified-memory-cuda-beginners/





Concurrent kernel execution

Code example: concur	rent_kernels	single	kernel Y	Un [at a	my	
SIMD	fashion	Tiven	hime	1	. (,	Da Hag	[PL
MIMD	la	aunch	concorred diffe	- JLVV 	ners —		Λ · -

CUDA BLAS examples

Sunday, May 31, 2020 12:04 PM

https://docs.nvidia.com/cuda/cublas/index.html

Single precision AX plus Y (SAXPY)

Vector dot product (dot)

Single precision general matrix-matrix multiplication (sgemm)

Single precision general matrix-vector multiplication (sgemv)

See CUBLAS documentation on BBLearn

BLAS : Basic linear algebra subrownines

New Section 1 Page 8

Vector processing on the CPU

- Streaming SIMD Extensions (SSE) is a single instruction, multiple data (SIMD) instruction set extension to the x86 architectureop
- SSE2:
 - o Eight new 128-bit registers known as XMM0 through XMM7
 - o XMM registers can be configured to hold
 - Four 32-bit single-precision floating-point numbers or
 - Two 64-bit double-precision floating-point numbers or
 - Two 64-bit integers or
 - Four 32-bit integers or
 - Eight 16-bit short integers or
 - Sixteen 8-bit bytes or characters
 - \circ $\;$ The ISA supports both scalar and packed scalar (vector) instructions
 - Memory-to-register/register-to-memory/register-to-register data movement
 - Arithmetic operations (add. Subtract, multiply, divide)
 - Bit-wise logical operations
 - Compare and shuffle
 - ...
- More recent developments: Advanced Vector Extensions (AVX)
 - AVX uses sixteen YMM registers, each of width 256 bits, to perform SIMD operations
 - Eight 32-bit single-precision floating point numbers or
 - Four 64-bit double-precision floating point numbers
 - AVX-512 uses 32 512-bit registers (ZMM0-ZMM31) for SIMD operations
- Intrinsic instructions (implemented directly in the compiler) provide access to SSE instructions

