



Pinned memory

- Pinned or page-locked memory improves achieved bandwidth between host and device
 - o Enables zero-copy transfers
- Use `cudaHostAlloc()` to request pinned pages from the Operating System
- Code example: `page_locked_memory`

Page locked memory / Pinned memory




Virtual memory



Why virtual memory?

- Dynamic loading of processes
- demand paging
- Address space protection

Overhead due to address translation




Direct memory access (DMA) controller handles data transfer

- src address (host)
- dest address (device)
- # of bytes to transfer


→ DMA happens in background
 → Frees up CPU for other jobs

DMA transfer is a two step process



Zero-copy transfer:

Use `cudaHostAlloc()` to request pined memory from operating system



Upto 2x
speedup of
CPU \leftrightarrow GPU
data transfer


So far: data is transferred in full before computation begins

Code example: streams




Streaming model:

- 1) Transfer data in smaller chunks
- 2) GPU can start processing chunk
- 3) Continue to transfer additional chunks to GPU
- 4) Overlap computation + communication





Vector addition:

$$C = A + B$$



Single stream:





- All operations are done in async fashion using pinned memory.


Unified memory

<https://devblogs.nvidia.com/unified-memory-cuda-beginners/>

<https://devblogs.nvidia.com/maximizing-unified-memory-performance-cuda/>


Code example: `unified_mem`

Data transfer between the memories is managed by the CUDA runtime



Page migration between CPU and GPU:

16 KB CPU



Page table
valid dirty

page 0	1	0
page 1	1	0
page 2	0	0
page 3	1	0

Launch kernel

GPU

page 0	0	0
page 1	0	0
page 2	1	0
page 3	0	0

Suppose kernel accesses data in page 2:

- 1) Page fault
- 2) Page 2 migrated from CPU to GPU
- 3) Page tables updated on GPU and CPU


Using CUDA with OpenMP

Code example: `cuda_omp`

$$C = A + B$$

OpenMP threads on CPU

- Extract coarse-grained parallelism using OpenMP




↑ CUDA threads per OpenMP thread

- Extract fine-grained parallelism using CUDA

Concurrent kernel execution

Code example: `concurrent_kernels`



CUDA BLAS examples

Sunday, May 31, 2020 12:04 PM

<https://docs.nvidia.com/cuda/cublas/index.html>

Single precision AX plus Y (SAXPY)

Vector dot product (dot)

Single precision general matrix-matrix multiplication (sgemm)

Single precision general matrix-vector multiplication (sgemv)

See CUBLAS documentation on BBLearn

BLAS : Basic linear algebra subroutines

Vector processing on the CPU

- *Streaming SIMD Extensions (SSE)* is a single instruction, multiple data (SIMD) instruction set extension to the x86 architecture

- SSE2:

- o Eight new 128-bit registers known as XMM0 through XMM7
- o XMM registers can be configured to hold
 - Four 32-bit single-precision floating-point numbers or
 - Two 64-bit double-precision floating-point numbers or
 - Two 64-bit integers or
 - Four 32-bit integers or
 - Eight 16-bit short integers or
 - Sixteen 8-bit bytes or characters
- o The ISA supports both scalar and packed scalar (vector) instructions
 - Memory-to-register/register-to-memory/register-to-register data movement
 - Arithmetic operations (add, Subtract, multiply, divide)
 - Bit-wise logical operations
 - Compare and shuffle
 - ...

- More recent developments: *Advanced Vector Extensions (AVX)*

- AVX uses sixteen YMM registers, each of width 256 bits, to perform SIMD operations
 - Eight 32-bit single-precision floating point numbers or
 - Four 64-bit double-precision floating point numbers
- AVX-512 uses 32 512-bit registers (ZMM0-ZMM31) for SIMD operations

- Intrinsic instructions (implemented directly in the compiler) provide access to SSE instructions

- Code examples

