

Opcodes for the ISA of Spiderchip64

Version 0.1

Aurélien Casteilla

14-05-2021

Table 1: Memory operations

Mnemonic	Arguments	Condition 31 - 28	Memory ? 27	load ? 26	size 25 - 24	sign 23	mode 22 - 21	-S suffix 20	(other) 19 - 15	(index) 14 - 10	(base) 9 - 5	register 4 - 0
[cc.]LDW[S]	Rd, offset	CCCC	1	1	11	0	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LDW[S]	Rd, Rx, offset	CCCC	1	1	11	0	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LDW[S]	Rd, Rx, Ry << shift	CCCC	1	1	11	0	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LDW[S]	Rd, Rx, Ry+	CCCC	1	1	11	0	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LDW[S]	Rd, Rx, Ry-	CCCC	1	1	11	0	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LDW[S]	Rd, Rx, +Ry	CCCC	1	1	11	0	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LDW[S]	Rd, Rx, -Ry	CCCC	1	1	11	0	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LWS[S]	Rd, offset	CCCC	1	1	10	1	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LWS[S]	Rd, Rx, offset	CCCC	1	1	10	1	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LWS[S]	Rd, Rx, Ry << shift	CCCC	1	1	10	1	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LWS[S]	Rd, Rx, Ry+	CCCC	1	1	10	1	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LWS[S]	Rd, Rx, Ry-	CCCC	1	1	10	1	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LWS[S]	Rd, Rx, +Ry	CCCC	1	1	10	1	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LWS[S]	Rd, Rx, -Ry	CCCC	1	1	10	1	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LWU[S]	Rd, offset	CCCC	1	1	10	0	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LWU[S]	Rd, Rx, offset	CCCC	1	1	10	0	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LWU[S]	Rd, Rx, Ry << shift	CCCC	1	1	10	0	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LWU[S]	Rd, Rx, Ry+	CCCC	1	1	10	0	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LWU[S]	Rd, Rx, Ry-	CCCC	1	1	10	0	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LWU[S]	Rd, Rx, +Ry	CCCC	1	1	10	0	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LWU[S]	Rd, Rx, -Ry	CCCC	1	1	10	0	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LHS[S]	Rd, offset	CCCC	1	1	01	1	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LHS[S]	Rd, Rx, offset	CCCC	1	1	01	1	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LHS[S]	Rd, Rx, Ry << shift	CCCC	1	1	01	1	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LHS[S]	Rd, Rx, Ry+	CCCC	1	1	01	1	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LHS[S]	Rd, Rx, Ry-	CCCC	1	1	01	1	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LHS[S]	Rd, Rx, +Ry	CCCC	1	1	01	1	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LHS[S]	Rd, Rx, -Ry	CCCC	1	1	01	1	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LHU[S]	Rd, offset	CCCC	1	1	01	0	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LHU[S]	Rd, Rx, offset	CCCC	1	1	01	0	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LHU[S]	Rd, Rx, Ry << shift	CCCC	1	1	01	0	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LHU[S]	Rd, Rx, Ry+	CCCC	1	1	01	0	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LHU[S]	Rd, Rx, Ry-	CCCC	1	1	01	0	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LHU[S]	Rd, Rx, +Ry	CCCC	1	1	01	0	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LHU[S]	Rd, Rx, -Ry	CCCC	1	1	01	0	11	S	11XXX	yyyyy	xxxxx	dddd

Mnemonic	Arguments	Condition	Memory ?	load ?	size	sign	mode	-S suffix	(other)	(index)	(base)	register
[cc.]LBS[S]	Rd, offset	CCCC	1	1	00	1	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LBS[S]	Rd, Rx, offset	CCCC	1	1	00	1	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LBS[S]	Rd, Rx, Ry << shift	CCCC	1	1	00	1	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LBS[S]	Rd, Rx, Ry+	CCCC	1	1	00	1	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LBS[S]	Rd, Rx, Ry-	CCCC	1	1	00	1	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LBS[S]	Rd, Rx, +Ry	CCCC	1	1	00	1	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LBS[S]	Rd, Rx, -Ry	CCCC	1	1	00	1	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LBU[S]	Rd, offset	CCCC	1	1	00	0	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LBU[S]	Rd, Rx, offset	CCCC	1	1	00	0	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LBU[S]	Rd, Rx, Ry << shift	CCCC	1	1	00	0	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LBU[S]	Rd, Rx, Ry+	CCCC	1	1	00	0	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LBU[S]	Rd, Rx, Ry-	CCCC	1	1	00	0	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LBU[S]	Rd, Rx, +Ry	CCCC	1	1	00	0	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LBU[S]	Rd, Rx, -Ry	CCCC	1	1	00	0	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]STD[S]	Rd, offset	CCCC	1	0	11	0	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]STD[S]	Rd, Rx, offset	CCCC	1	0	11	0	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]STD[S]	Rd, Rx, Ry << shift	CCCC	1	0	11	0	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]STD[S]	Rd, Rx, Ry+	CCCC	1	0	11	0	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]STD[S]	Rd, Rx, Ry-	CCCC	1	0	11	0	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]STD[S]	Rd, Rx, +Ry	CCCC	1	0	11	0	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]STD[S]	Rd, Rx, -Ry	CCCC	1	0	11	0	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]STW[S]	Rd, offset	CCCC	1	0	10	X	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]STW[S]	Rd, Rx, offset	CCCC	1	0	10	X	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]STW[S]	Rd, Rx, Ry << shift	CCCC	1	0	10	X	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]STW[S]	Rd, Rx, Ry+	CCCC	1	0	10	X	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]STW[S]	Rd, Rx, Ry-	CCCC	1	0	10	X	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]STW[S]	Rd, Rx, +Ry	CCCC	1	0	10	X	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]STW[S]	Rd, Rx, -Ry	CCCC	1	0	10	X	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]STH[S]	Rd, offset	CCCC	1	0	01	X	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]STH[S]	Rd, Rx, offset	CCCC	1	0	01	X	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]STH[S]	Rd, Rx, Ry << shift	CCCC	1	0	01	X	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]STH[S]	Rd, Rx, Ry+	CCCC	1	0	01	X	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]STH[S]	Rd, Rx, Ry-	CCCC	1	0	01	X	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]STH[S]	Rd, Rx, +Ry	CCCC	1	0	01	X	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]STH[S]	Rd, Rx, -Ry	CCCC	1	0	01	X	11	S	11XXX	yyyyy	xxxxx	dddd

Mnemonic	Arguments	Condition	Memory ?	load ?	size	sign	mode	-S suffix	(other)	(index)	(base)	register
[cc.]STB[S]	Rd, offset	CCCC	1	0	00	X	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]STB[S]	Rd, Rx, offset	CCCC	1	0	00	X	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]STB[S]	Rd, Rx, Ry << shift	CCCC	1	0	00	X	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]STB[S]	Rd, Rx, Ry+	CCCC	1	0	00	X	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]STB[S]	Rd, Rx, Ry-	CCCC	1	0	00	X	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]STB[S]	Rd, Rx, +Ry	CCCC	1	0	00	X	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]STB[S]	Rd, Rx, -Ry	CCCC	1	0	00	X	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]LLD[S]	Rd, offset	CCCC	1	1	11	1	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]LLD[S]	Rd, Rx, offset	CCCC	1	1	11	1	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]LLD[S]	Rd, Rx, Ry << shift	CCCC	1	1	11	1	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]LLD[S]	Rd, Rx, Ry+	CCCC	1	1	11	1	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]LLD[S]	Rd, Rx, Ry-	CCCC	1	1	11	1	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]LLD[S]	Rd, Rx, +Ry	CCCC	1	1	11	1	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]LLD[S]	Rd, Rx, Ry+	CCCC	1	1	11	1	11	S	11XXX	yyyyy	xxxxx	dddd
[cc.]SCD[S]	Rd, offset	CCCC	1	0	11	1	00	S	rrrrr	rrrrr	rrrrr	dddd
[cc.]SCD[S]	Rd, Rx, offset	CCCC	1	0	11	1	01	S	rrrrr	rrrrr	xxxxx	dddd
[cc.]SCD[S]	Rd, Rx, Ry << shift	CCCC	1	0	11	1	10	S	sssss	yyyyy	xxxxx	dddd
[cc.]SCD[S]	Rd, Rx, Ry+	CCCC	1	0	11	1	11	S	00XXX	yyyyy	xxxxx	dddd
[cc.]SCD[S]	Rd, Rx, Ry-	CCCC	1	0	11	1	11	S	01XXX	yyyyy	xxxxx	dddd
[cc.]SCD[S]	Rd, Rx, +Ry	CCCC	1	0	11	1	11	S	10XXX	yyyyy	xxxxx	dddd
[cc.]SCD[S]	Rd, Rx, -Ry	CCCC	1	0	11	1	11	S	11XXX	yyyyy	xxxxx	dddd

Notes :

- "cc." mean any condition and are associated with the bits CCCC (bit 31 to bit 28). If there are not any condition, CCCC bits are 0000 and the instruction is always executed.
- "X" mean either 0 or 1
- "s" are the bits used for shifted operands
- "x" are the bits used for the base register
- "y" are the bits used for the index register
- "r" bits are bits used to specify an offset
- if the suffix S is added, the S bit is 1. Otherwise, it's 0.

Table 2: Register operations

Mnemonic	Arguments	Condition 31 - 28	Memory ? 27	operation 26 - 21	-S suffix 20	mode 19	(other) 18 - 15	(source2) 14 - 10	(source1) 9 - 5	destination 4 - 0
[cc.]ADD[S]	Rd, Rx, #imm	CCCC	0	000011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADD[S]	Rd, Rx, Ry << shift	CCCC	0	000011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SUB[S]	Rd, Rx, #imm	CCCC	0	000111	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUB[S]	Rd, Rx, Ry << shift	CCCC	0	000111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]AND[S]	Rd, Rx, #imm	CCCC	0	100011	S	0	iiii	iiii	xxxxx	dddd
[cc.]AND[S]	Rd, Rx, Ry << shift	CCCC	0	100011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ORR[S]	Rd, Rx, #imm	CCCC	0	100111	S	0	iiii	iiii	xxxxx	dddd
[cc.]ORR[S]	Rd, Rx, Ry << shift	CCCC	0	100111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]EOR[S]	Rd, Rx, #imm	CCCC	0	101011	S	0	iiii	iiii	xxxxx	dddd
[cc.]EOR[S]	Rd, Rx, Ry << shift	CCCC	0	101011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASL[S]	Rd, Rx, #imm	CCCC	0	001011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASL[S]	Rd, Rx, Ry << shift	CCCC	0	001011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]LSR[S]	Rd, Rx, #imm	CCCC	0	010011	S	0	iiii	iiii	xxxxx	dddd
[cc.]LSR[S]	Rd, Rx, Ry << shift	CCCC	0	010011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASR[S]	Rd, Rx, #imm	CCCC	0	001111	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASR[S]	Rd, Rx, Ry << shift	CCCC	0	001111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ROL[S]	Rd, Rx, #imm	CCCC	0	011011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROL[S]	Rd, Rx, Ry << shift	CCCC	0	011011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ROR[S]	Rd, Rx, #imm	CCCC	0	010111	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROR[S]	Rd, Rx, Ry << shift	CCCC	0	010111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]MUL[S]	Rd, Rx, #imm	CCCC	0	101111	S	0	iiii	iiii	xxxxx	dddd
[cc.]MUL[S]	Rd, Rx, Ry << shift	CCCC	0	101111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ADC[S]	Rd, Rx, #imm	CCCC	0	011100	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADC[S]	Rd, Rx, Ry << shift	CCCC	0	011100	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SBC[S]	Rd, Rx, #imm	CCCC	0	011101	S	0	iiii	iiii	xxxxx	dddd
[cc.]SBC[S]	Rd, Rx, Ry << shift	CCCC	0	011101	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]RLC[S]	Rd, Rx, #imm	CCCC	0	011111	S	0	iiii	iiii	xxxxx	dddd
[cc.]RLC[S]	Rd, Rx, Ry << shift	CCCC	0	011111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]RRC[S]	Rd, Rx, #imm	CCCC	0	011110	S	0	iiii	iiii	xxxxx	dddd
[cc.]RRC[S]	Rd, Rx, Ry << shift	CCCC	0	011110	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ADDD[S]	Rd, Rx, #imm	CCCC	0	000011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADDD[S]	Rd, Rx, Ry << shift	CCCC	0	000011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ADDW[S]	Rd, Rx, #imm	CCCC	0	000010	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADDW[S]	Rd, Rx, Ry << shift	CCCC	0	000010	S	1	ssss	yyyyy	xxxxx	dddd

Mnemonic	Arguments	Condition	Memory ?	operation	-S suffix	mode	(other)	(source2)	(source1)	destination
[cc.]ADDH[S]	Rd, Rx, #imm	CCCC	0	000001	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADDH[S]	Rd, Rx, Ry << shift	CCCC	0	000001	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ADDB[S]	Rd, Rx, #imm	CCCC	0	000000	S	0	iiii	iiii	xxxxx	dddd
[cc.]ADDB[S]	Rd, Rx, Ry << shift	CCCC	0	000000	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SUBD[S]	Rd, Rx, #imm	CCCC	0	000111	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUBD[S]	Rd, Rx, Ry << shift	CCCC	0	000111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SUBW[S]	Rd, Rx, #imm	CCCC	0	000110	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUBW[S]	Rd, Rx, Ry << shift	CCCC	0	000110	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SUBH[S]	Rd, Rx, #imm	CCCC	0	000101	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUBH[S]	Rd, Rx, Ry << shift	CCCC	0	000101	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]SUBB[S]	Rd, Rx, #imm	CCCC	0	000100	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUBB[S]	Rd, Rx, Ry << shift	CCCC	0	000100	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASLD[S]	Rd, Rx, #imm	CCCC	0	001011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASLD[S]	Rd, Rx, Ry << shift	CCCC	0	001011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASLW[S]	Rd, Rx, #imm	CCCC	0	001010	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASLW[S]	Rd, Rx, Ry << shift	CCCC	0	001010	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASLH[S]	Rd, Rx, #imm	CCCC	0	001001	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASLH[S]	Rd, Rx, Ry << shift	CCCC	0	001001	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASLB[S]	Rd, Rx, #imm	CCCC	0	001000	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASLB[S]	Rd, Rx, Ry << shift	CCCC	0	001000	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASRD[S]	Rd, Rx, #imm	CCCC	0	001111	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASRD[S]	Rd, Rx, Ry << shift	CCCC	0	001111	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASRW[S]	Rd, Rx, #imm	CCCC	0	001110	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASRW[S]	Rd, Rx, Ry << shift	CCCC	0	001110	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASRH[S]	Rd, Rx, #imm	CCCC	0	001101	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASRH[S]	Rd, Rx, Ry << shift	CCCC	0	001101	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ASRB[S]	Rd, Rx, #imm	CCCC	0	001100	S	0	iiii	iiii	xxxxx	dddd
[cc.]ASRB[S]	Rd, Rx, Ry << shift	CCCC	0	001100	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]LSRD[S]	Rd, Rx, #imm	CCCC	0	010011	S	0	iiii	iiii	xxxxx	dddd
[cc.]LSRD[S]	Rd, Rx, Ry << shift	CCCC	0	010011	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]LSRW[S]	Rd, Rx, #imm	CCCC	0	010010	S	0	iiii	iiii	xxxxx	dddd
[cc.]LSRW[S]	Rd, Rx, Ry << shift	CCCC	0	010010	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]LSRH[S]	Rd, Rx, #imm	CCCC	0	010001	S	0	iiii	iiii	xxxxx	dddd
[cc.]LSRH[S]	Rd, Rx, Ry << shift	CCCC	0	010001	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]LSRB[S]	Rd, Rx, #imm	CCCC	0	010000	S	0	iiii	iiii	xxxxx	dddd
[cc.]LSRB[S]	Rd, Rx, Ry << shift	CCCC	0	010000	S	1	ssss	yyyyy	xxxxx	dddd
[cc.]ROLD[S]	Rd, Rx, #imm	CCCC	0	011011	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROLD[S]	Rd, Rx, Ry << shift	CCCC	0	011011	S	1	ssss	yyyyy	xxxxx	dddd

Mnemonic	Arguments	Condition	Memory ?	operation	-S suffix	mode	(other)	(source2)	(source1)	destination
[cc.]ROLW[S]	Rd, Rx, #imm	CCCC	0	011010	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROLW[S]	Rd, Rx, Ry << shift	CCCC	0	011010	S	1	ssss	yyyy	xxxxx	dddd
[cc.]ROLH[S]	Rd, Rx, #imm	CCCC	0	011001	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROLH[S]	Rd, Rx, Ry << shift	CCCC	0	011001	S	1	ssss	yyyy	xxxxx	dddd
[cc.]ROLB[S]	Rd, Rx, #imm	CCCC	0	011000	S	0	iiii	iiii	xxxxx	dddd
[cc.]ROLB[S]	Rd, Rx, Ry << shift	CCCC	0	011000	S	1	ssss	yyyy	xxxxx	dddd
[cc.]RORD[S]	Rd, Rx, #imm	CCCC	0	010111	S	0	iiii	iiii	xxxxx	dddd
[cc.]RORD[S]	Rd, Rx, Ry << shift	CCCC	0	010111	S	1	ssss	yyyy	xxxxx	dddd
[cc.]RORW[S]	Rd, Rx, #imm	CCCC	0	010110	S	0	iiii	iiii	xxxxx	dddd
[cc.]RORW[S]	Rd, Rx, Ry << shift	CCCC	0	010110	S	1	ssss	yyyy	xxxxx	dddd
[cc.]RORH[S]	Rd, Rx, #imm	CCCC	0	010101	S	0	iiii	iiii	xxxxx	dddd
[cc.]RORH[S]	Rd, Rx, Ry << shift	CCCC	0	010101	S	1	ssss	yyyy	xxxxx	dddd
[cc.]RORB[S]	Rd, Rx, #imm	CCCC	0	010100	S	0	iiii	iiii	xxxxx	dddd
[cc.]RORB[S]	Rd, Rx, Ry << shift	CCCC	0	010100	S	1	ssss	yyyy	xxxxx	dddd
[cc.]SUMW[S]	Rd, Rx, #imm	CCCC	0	101110	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUMW[S]	Rd, Rx, Ry << shift	CCCC	0	101110	S	1	ssss	yyyy	xxxxx	dddd
[cc.]SUMH[S]	Rd, Rx, #imm	CCCC	0	101101	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUMH[S]	Rd, Rx, Ry << shift	CCCC	0	101101	S	1	ssss	yyyy	xxxxx	dddd
[cc.]SUMB[S]	Rd, Rx, #imm	CCCC	0	101100	S	0	iiii	iiii	xxxxx	dddd
[cc.]SUMB[S]	Rd, Rx, Ry << shift	CCCC	0	101100	S	1	ssss	yyyy	xxxxx	dddd
BAL	Rx, offset	0000	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BEQ	Rx, offset	0101	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BNE	Rx, offset	0100	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BMI	Rx, offset	1111	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BPL	Rx, offset	1110	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BVS	Rx, offset	1101	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BVC	Rx, offset	1100	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BCS	Rx, offset	0011	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BHQ	Rx, offset	0011	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BCC	Rx, offset	0010	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BLO	Rx, offset	0010	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BHI	Rx, offset	1011	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BLQ	Rx, offset	1010	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BGT	Rx, offset	0111	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BLE	Rx, offset	0110	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BGE	Rx, offset	1001	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
BLT	Rx, offset	1000	0	110000	0	X	rrrr	rrrr	rrrr	xxxxx
[cc.]BLK	Rx, offset	CCCC	0	110001	0	X	rrrr	rrrr	rrrr	xxxxx

Mnemonic	Arguments	Condition	Memory ?	operation	-S suffix	mode	(other)	(source2)	(source1)	destination
[cc.]TCR	Rd	CCCC	0	111010	0	X	XXXX	XXXXX	XXXXX	dddd
[cc.]TRC	Rd	CCCC	0	111011	0	X	XXXX	XXXXX	XXXXX	dddd
[cc.]TSR	Rd	CCCC	0	111100	0	X	XXXX	XXXXX	XXXXX	dddd
[cc.]TRS	Rd	CCCC	0	111101	0	X	XXXX	XXXXX	XXXXX	dddd
[cc.]RTI		CCCC	0	111110	0	X	XXXX	XXXXX	XXXXX	XXXX
[cc.]SYS		CCCC	0	111111	0	X	XXXX	XXXXX	XXXXX	XXXX
[cc.]ILG		CCCC	0	100000	0	X	XXXX	XXXXX	XXXXX	XXXX
[cc.]ILG		CCCC	-	--ANY-	-	-	-NON	VALID	---OP	CODE-

Notes :

- "cc." mean any condition and are associated with the bits CCCC (bit 31 to bit 28). If there are not any condition, CCCC bits are 0000 and the instruction is always executed.
- "X" mean either 0 or 1
- "s" are the bits used for shifted operands
- "i" are the bits used for the immediate operand
- "x" are the bits used for the first operand register
- "y" are the bits used for the second operand register
- "r" bits are bits used to specify an offset
- if the suffix S is added, the S bit is 1. Otherwise, it's 0.

Table 3: Conditionnal prefix codes

Conditionnal Prefix	Associated code (binary)	Associated code (hexadecimal)
AL.	0000	0
EQ.	0101	5
NE.	0100	4
MI.	1111	F
PL.	1110	E
VS.	1101	D
VC.	1100	C
CS.	0011	3
HQ.	0011	3
CC.	0010	2
LO.	0010	2
HI.	1011	B
LQ.	1010	A
GT.	0111	7
LE.	0110	6
GE.	1001	9
LT.	1000	8