

Latch: Outputs will change whenever the inputs change

Flip Flop: Outputs will change when there is a clock pulse, and will therefore need a clock.


Async Inputs:

All latches have the possibility of having asynchronous inputs, which don't require a clock signal to update

Typically:

Clear: Clears element to zero


Preset: Sets Q to one




S-R Latch

Set in either \bar{Q} or Q .

Typically, one cares about storing Q , not so much \bar{Q} .



Memory Element




→ or F-F with clock


S-R Latch with enable




Enable must be "pulsed" or "high" to have any inputs register. All future enables require the same. We can store one bit with these latches.

- 1) The $S=0$, $R=0$ condition must be avoided
- 2) If S or R change state while EN is high the correct latching action may not occur




D Latch Simulation






Edge - Detector circuit

One may ask, when would this ever be on?
 In the instant that A switches on, both will
 be high due to the delay of the NOT gate




D Flip-Flop

The most common way of storing data!



D Flip-Flop Simulation




The rising edge is almost as if...



This is why we need an edge detector on the DFF


We care about the rising edge of the clock

This is far more common







J-K Flip Flop

- Named after inventor Jack Kilby
- The JK Flip Flop is the only universal flip-flop, and can be configured to act as an SR, D or T flip flop.
- Designed to overcome flaws of S-R Flip-Flop
No illegal states.




Truth Table for the JK Flip Flop

	Input				Description
	Clock	Set J	Reset K	Output Q	
Same as for the SR Latch	X	0	0	1	Memory,
	X	0	0	0	No Change Last State
		0	1	0	Reset Q to 0
	X	0	1	1	
		1	0	1	Set Q to 1
	X	1	0	0	
		1	1	0	Toggle
Toggle Action		1	1	1	on and off

↑
ON Each
Clock

J-K Flip Flop Racing

With a fast Clock Signal, with J and K both being on... Weirdness can occur.




Really Zoomed In on Scope

The RC Clock detection circuit detects the edge, but freaks out as clock pulse isn't instantaneous, due to the RC circuit's time constant.

This causes the output to toggle extremely fast through the J-K Flip Flop.

This phenomenon is known as racing

To fix this, and to have a steady
toggle system, we employ another
kind of circuit



Master-Slave J-K Flip Flop

- Here, one of the two flip-flops will be active, whether the clock is low, or high.
- Toggle works much better here.




Single Input Toggler

Examples:

Draw the circuit for a four-bit Shift Register using D Flip-Flops that can perform parallel to Serial Conversions, as well as Serial to parallel. Identify:

- i) The Serial Input terminal
- ii) The Serial Output terminal
- iii) The parallel input terminal
- iv) The parallel output terminal

Parallel Input: X, Y, Z, W
Parallel output: A, B, C, D



Shift registers

A Shift register is a Sequential Logic circuit that stores data. Each flip flop adds a bit of storage. Updates on Clock pulse.

1. Serial In - Serial out (SISO)

- Data is inputted one bit at a time
- Output is taken from the last flip flop after the four clock cycles.

2. Serial In - Parallel out (SIPO)

- Data is loaded serially, but all four bits are available simultaneously at the outputs

3. Parallel in - Serial out (PIPO)

- Data is loaded in parallel (all four bits at once), but shifted out serially.


4. Parallel in - Parallel out (PIPO)

- Data is loaded in, and read in parallel.

Examples:

Provide the State transition table for an asynchronous binary up-Counter that goes through the Sequence (0000, 0001, 0010, ..., 1110, 1111, 0000, 0001)

a) Draw the ripple binary up-Counter using T flip flops.



Q ₁ Q ₂ Q ₃ Q ₄	Q ₁ ⁺ Q ₂ ⁺ Q ₃ ⁺ Q ₄ ⁺
0 0 0 0	0 0 0 1
0 0 0 1	0 0 1 0
0 0 1 0	0 0 1 1
0 0 1 1	0 1 0 0
0 1 0 0	0 1 0 1
0 1 0 1	0 1 1 0
0 1 1 0	0 1 1 1
0 1 1 1	1 0 0 0
1 0 0 0	1 0 0 1
1 0 0 1	1 0 1 0
1 0 1 0	1 0 1 1
1 0 1 1	1 1 0 0
1 1 0 0	1 1 0 1
1 1 0 1	1 1 1 0
1 1 1 0	0 0 0 0

Decade Counter:

using T flip flops


1) State Table

Q_1, Q_2, Q_3, Q_4	Q_1', Q_2', Q_3', Q_4'	T_1, T_2, T_3, T_4
0 0 0 0	0 0 0 1	0 0 0 1
0 0 0 1	0 0 1 0	1 0 0 1
0 0 1 0	0 0 1 1	0 0 1 1
0 0 1 1	0 1 0 0	0 0 0 1
0 1 0 0	0 1 0 1	0 1 1 1
0 1 0 1	0 1 1 0	0 0 0 0
0 1 1 0	0 1 1 1	0 0 1 1
0 1 1 1	1 0 0 0	1 0 0 1
1 0 0 0	1 0 0 1	0 0 0 0
1 0 0 1	0 0 0 0	1 0 0 1


T_4 is always 1

• Need to build T_1


using Current Q States
K-maps for other three T_2, T_3




$$T_1 = Q_1 Q_4 + Q_2 Q_3 Q_4$$



$$T_2 = Q_3 Q_4$$



$$T_3 = Q_1 Q_4$$



$$T_1 = Q_1 Q_4 + Q_2 Q_3 Q_4$$

$$T_2 = Q_3 Q_4$$

$$T_3 = Q_1 Q_4$$

$$T_4 = 1$$

1) Asynchronous operation meaning in this context

- Each Flip Flop (except the first) is clocked by the output of the previous flip flop.
- The LSB Flip Flop toggles on every clock pulse. Q_1 toggles when Q_0 falls, etc...

2) Each Flip Flop is a negative-edge-triggered T flip flop. (Toggles on clock falling edge)

↳ Because of this, we add not gates on all of the clock inputs

Feature	Decade Up Counter	Ripple (ASync) Up Counter
Counting Sequence	0000 \rightarrow 0001 \rightarrow ... \rightarrow 1001 \rightarrow <u>0000</u> (0 to 9)	0000 \rightarrow 0001 \rightarrow ... \rightarrow 1111 \rightarrow <u>0000</u> (0 to 15)
Modulus	Mod-10 (Resets after 9)	Mod-16 (Resets after 15 for four bit)
Flip-Flop Usage	4 FF's, but logic resets at 10 (1010)	4 FF's, no forced reset (natural binary count)
Synchronization	Can be async or Synchronous	Always Async
Applications	Base 10 Systems, Digital clocks, BCD Systems	General purpose counting, timers, dividers.


Decade = Human readable displays

Ripple = Binary operations.

Examples:

Use JK flip flops to design a Finite State Machine (FSM) that works as a 2-bit binary Synchronous UP-Counter when its input $X=0$ and as a 2-bit binary Synchronous down-Counter when its input $X=1$

- draw the state transition diagram
- build the state transition table. Include values of flip flop inputs
- find minimized logic expressions for flip flop inputs
- draw the resulting logic circuit that implements this FSM




b)

0 = up
1 = down


A	B	X	A'	B'	J _A	K _A	J _B	K _B
0	0	0	0	1	0	x	1	x
0	0	1	1	1	1	x	1	x
0	1	0	1	0	1	x	x	1
0	1	1	0	0	0	x	x	1
1	0	0	1	1	x	0	1	x
1	0	1	0	1	x	1	1	x
1	1	0	0	0	x	1	x	1
1	1	1	1	0	x	0	x	1

c)



J_A

$$J_A = \bar{X}B + X\bar{B}$$




K_A

$$K_A = \bar{X}B + X\bar{B}$$

$$\bar{J}_B = 1$$

$$K_B = 1$$

Multiplexer Elements (MUX)



- A Multiplexer Element acts as a traffic controller. It allows who can go, and who can't.
- In this case, we've allowed line 2 to go. We can change this by manipulating S_0 , S_1 , & S_2 . Say we want 5. Send 101.

Examples:



Implement the following Boolean functions using 8:1 multiplexer

i) $f_1(A, B, C) = \sum m_i(0, 5, 6, 7)$: SOP

ii) $f_2(A, B, C) = \prod M_i(0, 3, 6)$: POS

We are also told that the input combinations $ABC = 100$ and $ABC = 111$ are not of concern (don't cares) for f_2

a)



b)

	A	B	C	f_1	f_2
0	0	0	0	1	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	0	0
4	1	0	0	0	x
5	1	0	1	1	1
6	1	1	0	1	0
7	1	1	1	1	x

b) Implement f_1 and f_2 on a 4:1 Mux

We need to implement 1's as $\sum m_i(0, 5, 6, 7)$

- To do this, we need to consider each selection range
-

- 1. When $A=0, B=0$

possible Inputs $000(0), 001(1)$

When C is Zero (\bar{C}), the 1 value is selected

- 2. When $A=0, B=1$


The output is always zero. 0

- 3. When $A=1, B=0$

We get what we want when $C=1$ C

- 4. When $A=1, B=1$


The output is always 1. 1



Implementation of f_2

T $M_1(0,3,6)$

00	c
01	\bar{c}
10	1
11	0



c) Implement the following boolean functions using one 3:8 decoder and three OR gates.

$$i) f(A, B, C) = \sum m_i(5, 6, 7)$$


$$ii) f(A, B, C) = \bar{A} \cdot (B + \bar{C})$$


$$iii) f(A, B, C) = \bar{A} \cdot C + A \cdot \bar{B} \cdot \bar{C}$$

$$f_1 = \sum m_i(5, 6, 7)$$

$$f_2 = \bar{A}B + A\bar{C} \\ = \sum m_i(0, 2, 3)$$

$$f_3 = \bar{A}C + A\bar{B}\bar{C} \\ = \sum m_i(1, 3, 4)$$





$$f_1 = \sum m_i(5, 6, 7)$$

$$\begin{aligned} f_2 &= \bar{A}B + A\bar{C} \\ &= \sum m_i(0, 2, 3) \end{aligned}$$

$$\begin{aligned} f_3 &= \bar{A}C + A\bar{B}\bar{C} \\ &= \sum m_i(1, 3, 4) \end{aligned}$$

Example:

A half adder circuit has two inputs A and B , and two outputs, S and C_o

Pattern detector

