


Lab 5

Part 1: Sizing Chart


Answer The Following

- $\lambda = 0.1$
- **NMOS** sinks current.

L & W vs V^*



Current Mismatch vs V^*




Is It Possible to Use Standard SPICE Simulators?

This is not possible, because standard SPICE simulators cannot keep λ constant as it depends on region of operation and how deep is the transistor in saturation.

Part 2: Current Mirror Simulation

Schematic



DC OP

RB Selection


Theoretical: $RB = (50\text{m} + 138.7\text{m}) / 10\text{u} = 18.87\text{k} \approx 19\text{ k}\Omega$

Simulation: $RB = 23.5\text{ k}\Omega$


Comment: $RB_{\text{simulation}} > RB_{\text{theoretical}}$.

The theoretical calculation we assumed that $(V_{GS1} = V_{GS2})$ in my schematic). However, this is not true because the source of M2 is not connected to ground.

$$RB = (V_{GS2} + V_{DS1} - V_{GS1}) / I_B \rightarrow \text{The accurate rule}$$




Parameters' Balloons



Comment: All transistors operate in saturation.

DC Sweep (I_{out} vs V_{out})


Overlaid Graphs




Comment:

There are more variations in I_{out} in the simple CM, as it has a higher slope in saturation region. This is due to the differences in R_{out} and V_{DS} , which we will discuss below.

Current at Compliance Voltage (Simple CM)



Current at Compliance Voltage (Cascode CM)




When does $I_{out} = 2 \cdot I_B$ exactly?

$I_{out} = 20\mu$ at $V_{out} = V_{GS}$, because $V_{DS0} = V_{DS3}$ since:


- $V_{GS0} = V_{DS0}$ (diode-connected)
- $V_{GS0} = V_{DS3}$ (direct connection)

Simple CM Current Change Percentage



$$\Delta I_{out} = \frac{(21.9\mu - 19.9\mu)}{20\mu} = 10\% \rightarrow > 2.5\% \text{ (In DC sweep not in DC OP)}$$

Error Percentage




Comment:

As V_{out} increases, simple CM has higher error percentage, due to the current dependence on VDS. In cascode CM, M2 & M4 ensures that VDS of mirroring transistors are equal.

$$\frac{I_{out}}{I_{REF}} = \frac{\frac{\mu C_{ox}}{2} \left(\frac{W}{L}\right)_2 (V_B - V_{TH})^2 (1 + \lambda_2 V_{DS2})}{\frac{\mu C_{ox}}{2} \left(\frac{W}{L}\right)_1 (V_B - V_{TH})^2 (1 + \lambda_1 V_{DS1})}$$

Rout vs Vout



Comments:

- Rout cascode CM is much higher than the simple CM.
- Rout changes with V_{out} due to dependence of r_o on VDS ($V_A = f(V_{DS})$ & $r_o = V_A/I_D$).

Analytic Calculation of Rout

- **Simple CM:** $R_{out} = r_{o3} = 1/g_{ds3} = 500k\Omega$
- **Cascode CM:** $R_{out} = r_{o4}[1+(g_{m4} + g_{mb4})r_{o5}] = 14.04M\Omega$

	Rout (Simulation)	Rout (Theoretical)
Simple CM	502.6k	500k
Cascode CM	14.07M	14.04M

Mismatch

Current Nominal Value Without Mismatch

Name	Value
1 M3:id	20.73E-6
2 M4:id	20.01E-6

CM Mismatch (Vmis1)

Name	Value
1 M3:id	21.24E-6
2 M4:id	20.49E-6

- **Simple CM:** $\frac{\Delta I_{out}}{I} = \frac{(21.24u - 20.73u)}{20.73u} = 2.46\%$
- **Cascode CM:** $\frac{\Delta I_{out}}{I} = \frac{(20.49u - 20.01u)}{20.01u} = 2.40\%$
- **Analytic Calculations:** $\frac{\Delta I_{out}}{I} = \frac{2 \cdot V_{mis}}{V_{ov}} = \frac{2 \cdot 1.72m}{(535.6 - 394.3)m} = 2.43\%$

Cascode Mismatch (Vmis2)

Name	Value
1 M4:id	20.02E-6

- **Cascode CM:** $\Delta I_{out} = \frac{(20.02u - 20.01u)}{20.01u} = 0.05\%$
- **Analytic Calculations:** $\frac{\Delta I_{out}}{I} = \frac{G_m \cdot V_{mis}}{I_{ref}} = \frac{g_m \cdot V_{mis}}{I_{ref}[1+(g_m + g_{mb})r_{o4}]} = 0.09\%$

Comments

- Current mirror mismatch has a larger effect on the current's percentage change, because current in CM depends on the parameters' ratio between the reference source and the CM, so any change V_{th} would affect this ratio.
- Using larger W & L is better, as this decreases the standard deviation of V_{th} .