


Lab 9


PART 1: gm/ID Design Charts

gm/gds

NMOS




PMOS




ID/W

NMOS




PMOS




gm/Cgg

NMOS




PMOS




VGS

NMOS



PMOS



PART 2: OTA Design

General Hand Analysis

- Static gain error = 0.05% \rightarrow LG = 2000 = $\beta \cdot A_{OL}$ & β (buffer connection) $\rightarrow A_{OL} = 2000$
- $\omega_{p2} = 4\omega_u \rightarrow \frac{gm2}{CL} = \frac{gm1}{Cc} \rightarrow gm2 = 4gm1$
- $I_{B2} = 4I_{B1} \rightarrow I_{B1} = 12\mu A$ & $I_{B2} = 48\mu A$
- The first stage would have double the gain of the second stage ($A_{v1} = 20\sqrt{10} = 63.2$ & $A_{v2} = 10\sqrt{10} = 31.6$)
- Rise time = $2.2\tau = 70ns \rightarrow \tau = 31.8ns = RC$
- $GBW = UGF = \frac{1}{2\pi\tau} = 5MHz$
- From $SR = I_{B1}/C_c \rightarrow C_c = 2.4pF$
- Input pair of first stage should be PMOS because CMIR is closer to ground.
- Input pair of second stage should be NMOS because CMIR is closer to ground.

Differential PMOS Pair Sizing

- Assume $r_{o2} = r_{o4} \rightarrow A_{OL} = gm_{ro}/2 \rightarrow$ Intrinsic gain = $126.4 \approx 130$
- $I_D = 12\mu \rightarrow I_{D_{branch}} = 6\mu$
- Assume $V_{DS} = 0.6V$ & $V_{SB} = 0V$
- $GBW = \frac{gm_{1,2}}{2\pi C_c} \rightarrow gm_{diff} = 78.5\mu S$

$$gm/I_D = 12.83, L = 910n, W = 8.57\mu$$

#	Parameter	Value
1	ID	6u
2	L	910n
3	W	8.57u
4	VGS	560m
5	VDS	600m

NMOS Design Loads Sizing

- Since we assumed, $r_{o_{diff}} = r_{o_{load}} \rightarrow gds_{diff} = gds_{load} = 595.5n$
- $I_D = 6\mu$
- $V_{SB} = 0$
- $VGS_{load} = VDS_{load} = VCM_{low} + V_{th} = 0.2 + 0.4125 = 0.6125v$

$$L = 800n \text{ \& } W = 1.12\mu$$

#	Parameter	Value
1	ID	5.968u
2	L	800n
3	W	1.12u
4	VGS	612.5m
5	VDS	612.5m

First Stage Tail Current Source Sizing

- $A_{vdiff} = 65 = 36\text{dB}$
- $A_{VCM} = 36 - 74 = -38\text{dB} = 0.0126$
- $A_{VCM} = \frac{g_{ds_{CM}}}{2 * g_{m_{load}}} \rightarrow g_{ds_{CM}} = 2 * 0.0126 * (62.53\text{u}) = 1.58\text{u}$
- $V^* = V_{DD} - [V_{ICM_{high}} + V_{GS_{diff}}] = 1.8 - (1 + 0.56) = 0.24\text{V} \rightarrow \text{use } V^* = 200\text{mV}$
- $V_{SB} = 0 \text{ \& } V_{DS} = 0.6$
- $I_D = 12\text{u}$

$$L = 540\text{n} \quad W = 5.24\text{u}$$

#	Parameter	Value
1	ID	12u
2	L	540n
3	W	5.24u
4	VGS	626.1m
5	VDS	600m

Second Stage Load

- $I_D = 48\text{u}$
- $V_{DS} = 0.9 \text{ \& } V_{SB} = 0$
- $L = 540\text{n}$
- $W = 4 * (5.24\text{u}) = 20.96\text{u}$

$$r_o = 177.5\text{k}\Omega$$

Second Stage Common Source Sizing

- $g_{m_{CS}} = 8 * g_{m_{diff}} = 628\text{u}$
- $A_v = 10\sqrt{10} = 31.6 = g_{m_{CS}} * (r_{o_{current\ mirror}} || r_{o_{CS}})$
- $r_{o_{CS}} = 70.22\text{k}$
- $V_{DS} = 0.9 \text{ \& } V_{SB} = 0$
- $I_D = 48\text{u}$


$$L = 220\text{n} \quad W = 3.39\text{u}$$

#	Parameter	Value
1	ID	48u
2	L	220n
3	W	3.39u
4	VGS	614m
5	VDS	900m

Rz Selection

$$R_z = \frac{1}{G_{m_2}} = 1.6\text{K}\Omega$$

Removing Systematic Offset



After this step, I_D of stage 2 becomes higher than 50μ , so we reduce the width of the second stage PMOS load then reiterate the previous step $\rightarrow W_{NMOS_load} = 1.034\mu$.


MOSFET Parameters

	Differential Pair	NMOS Load Pair	CS Amplifier	Tail Current Source	Current Mirror	CS Load
W (μm)	9.1	1.034	3.39	5.244	4.37	19.5
L (nm)	910	800	220	540	540	540
gm (μS)	78.93	59.86	601	119.5	100.7	466.7
ID (μA)	5.91	5.91	46.62	11.82	10	46.62
gm/ID	13.36	10.13	12.89	10.11	10.07	10
VDS_{sat} (mV)	128.5	154.4	116.2	163.7	163.3	165.6
Vov (mV)	133.8	204.1	142.6	193.1	193.6	192.6
V* (mV)	149.7	197.4	155.1	197.9	198.6	199.8

Note: These values are after modifications in part 3.


PART 3: Open-Loop OTA Simulation

Schematic



DC OP

DC Node Voltages



Comments

- The current and gm of the input pair are exactly equal, as there is no differential signal.
- $V_{out1} = V_F = V_{GS_{load}} = 625.5\text{mV}$
- $V_{out2} = 0.9\text{V} \rightarrow$ for maximum signal swing, V_{out} is set for $V_{DD}/2$ (as designed)

Differential Small Signal


Circuit Parameters

Name	Type	Details	Value
Ao	expr	$\text{ymax}(\text{mag}(V_F"/V_{out})))$	2.324K
Ao_dB	expr	$\text{dB20}(\text{ymax}(\text{mag}(V_F"/V_{out})))$	67.32
BW	expr	$\text{bandwidth}(V_F"/V_{out}) \text{ 3 "low"}$	2.102K
UGF	expr	$\text{unityGainFreq}(V_F"/V_{out})$	4.792M
GBW	expr	$(A_o * BW)$	4.884M

In order to meet the GBW spec, we increase the width of differential pair to $9.1\mu\text{m}$.

Ao	expr	$\text{ymax}(\text{mag}(V_F"/V_{out})))$	2.373K
Ao_dB	expr	$\text{dB20}(\text{ymax}(\text{mag}(V_F"/V_{out})))$	67.51
BW	expr	$\text{bandwidth}(V_F"/V_{out}) \text{ 3 "low"}$	2.11K
UGF	expr	$\text{unityGainFreq}(V_F"/V_{out})$	4.881M
GBW	expr	$(A_o * BW)$	5.007M

Differential Gain vs Frequency



Name	Value
1 I0.M2:gm	78.93E-6
2 I0.M2:rout	1.776E6
3 I0.M4:rout	1.757E6

Name	Value
1 I0.M6:rout	184.9E3
2 I0.M7:gm	601.0E-6
3 I0.M7:rout	82.24E3


Hand Analysis

- $A_{v_{diff}} = g_{m_{diff}}(r_{o_{load}} \parallel r_{o_{diff}}) = 78.93\mu \cdot (1.8M \parallel 1.8M) = 69.7$
- $A_{v_{CS}} = g_{m_{CS}}(r_{o_{load}} \parallel r_{o_{CS}}) = 601\mu \cdot (184.9k \parallel 82.24k) = 34.21$
- $A_{v_{OTA}} = A_{v_{diff}} \cdot A_{v_{CS}} = 2384 = 67.5dB$
- $BW \approx \frac{1}{2\pi(R_{out1})(G_{m2}R_{out2})(C_c)} = \frac{1}{2\pi(883k)(601\mu \cdot 56.9k)(2.4p)} = 2.20K$
- $GBW = UGF = A_v \cdot BW = 5.24 \text{ MHz}$

	Simulation	Hand Analysis
Av (dB)	67.5	67.5
BW (KHz)	2.11	2.20
GBW (MHz)	5.01	5.24
UGF (MHz)	4.88	5.24

CM Small Signal

CM Gain vs Frequency



Hand Analysis

$$A_{v_{CM}} \approx \frac{1}{2 \cdot g_{m_{load}} \cdot r_{o_{tail}}} = \frac{1}{2 \cdot (59.86\mu) \cdot (595.3k)} = 0.014 = -37dB$$


$$A_{v_{CM_OTA}} = A_{v_{CM}} \cdot A_{v_{CS}} = 0.014 \cdot 34.21 = -6.39$$

Name	Value
1 I0.M4:gm	59.86E-6
2 I0.M1:rout	595.3E3

	Simulation	Hand Analysis
Av (dB)	-8.66	-6.39

CMRR (Optional)

CMRR vs Frequency




Hand Analysis

$$\text{CMRR} = A_{v\text{diff}}/A_{v\text{CM}} = 69.7/0.014 = 4980 = 73.9\text{dB}$$


	Simulation	Hand Analysis
CMRR (dB)	76.2	73.9

Differential Large Signal (Optional)

Vout vs VID




DC OP at VICM = 0.9V



Comments

- At VID = 0, V_{out} = 1.035V as simulated in DC OP.


Derivative of V_{out} vs VID



Comment: Peak of the graph $\approx A_{v\text{diff}} = 2.4k$

Common-Mode Large Signal

Region vs VICM



Comparison


$$CMIR_{\text{simulation}} = 1.04V$$

$$CMIR_{\text{hand analysis}} = V_{DD} - V_{thp} - V_{load1}^* - V_{diff1}^* - V_{tail}^* = 1.8 - 0.564 + 0.15 - 0.13 - 0.16 = 1.096V$$

(numbers used are from DC OP)

	Simulation	Hand Analysis
CMIR (V)	1.04	1.10

GBW vs VICM





CMIR = 1.1V

PART 4: Closed-Loop OTA Simulation

DC OP

Schematics





Comments


- The DC voltages at the input terminals of the op-amp are not exactly equal due to systematic offset; we designed for output of 0.9V, but due to the feedback connection, $V_{out} \approx 0.6V$. Assuming ideal values:

$$V_{offset} = \frac{V_{out_{offset}}}{A_v} = \frac{0.3}{2000} = 0.15mV$$

- The DC voltage at the output of the first stage (628.7mV) is not exactly equal to the value in the open-loop simulation (625.5mV), because of systematic offset, the circuit changes the VGS of both NMOS load & CS input.
- The current and gm of the input transistors are not exactly equal, because the circuit is not symmetrical anymore after the feedback connection; the negative terminal of OTA sees higher capacitance (CL) than the positive terminal, so it will have lower current.

Loop Gain

Loop Gain & Phase vs Frequency



Expression	Value	Expression	Value	Expression	Value
1 ymax(dB20(mag...))	67.12	unityGainFreq(g...)	4.877E6	gainBwProd(get...)	5.017E6

Open Loop Simulation vs Loop Gain Simulation

	STB Simulation	Open Loop Simulation
DC Gain (dB)	67.12	67.51
UGF (MHz)	4.88	4.88
GBW (MHz)	5.02	5.01

Comment: Note that $UGF < GBW$ because UGF calculations are based on asymptotes of the curve.

Phase Margin

Simulation: From graph $\rightarrow PM = 75.2$ deg

Expression	Value
1 phaseMargin(ge...	75.20

Hand Analysis: $PM = 90 - \tan^{-1}\left(\frac{UGF}{\omega_{p2}}\right) = 90 - \tan^{-1}\left(\frac{4.88}{87.8/2\pi}\right) = 70.7$ deg

	Simulation	Hand Analysis
Phase Margin (deg)	75.2	70.7


Comment: $PM > 70$ deg \rightarrow We meet the spec & the system is stable (far from oscillation).

Hand Analysis


Loop Gain = $\beta AOL \rightarrow \beta = 1$ & AOL is the same as calculated in part 3 = 67.5dB

	Simulation	Hand Analysis
DC Gain (dB)	67.12	67.5
GBW (MHz)	5.02	5.24


Slew Rate



In order to meet the spec, we reduce $C_c \rightarrow C_{c_{\text{new}}} = 2.15\text{pF}$



We need to check on phase margin



Phase margin = 73.6deg → we still meet the spec.

Hand Analysis

$$SR = \frac{I_{B1}}{C_c} = \frac{12\mu}{2.15p} = 5.58V/\mu s$$

	Simulation	Hand Analysis
SR (V/μs)	5.01	5.58

Settling Time



Expression	Value
1 riseTime(v"/Vout" ?result "tran") 60...	47.84E-9

Hand Analysis

- UGF after C_c modification = $5.4\text{MHz} = \frac{1}{2\pi\tau} \rightarrow \tau = 29.5\text{ns}$
- Rise time = $2.2\tau = 64.8\text{ns}$

	Simulation	Hand Analysis
Rise Time (ns)	47.84	64.8

Comments

- Rise time of simulation is better because using $t_{\text{rise}} = 2.2\tau$ is based on first-order model, while this is a 2nd order, critical-damped system, which is faster from over-damped system.
- There is no ringing, because we designed our circuit for critical-damped response ($\omega_p2=4\omega_u1$). However, there is an overshoot because the error is multiplied with the gain.

Part 5: DC Closed Loop AC Open-Loop OTA Simulation

