

Power

Abanoub Emad Hanna

Introduction

- The focus should be **Energy-Efficiency** rather than Low-Power, because batteries provide energy not power. For example, if you have a slow low power device but needs multiple cycles to do a given operation, it would end up consuming more power than a fast high power device.
- Capacitors don't dissipate energy, they store it. However, the charging or discharging of capacitors consume energy in form of heat lost in PMOS & NMOS.

Static Power

Leakage Power

- Power consumed when there is no transition or device is idle.
- Main sources of leakage power are:
 - **Subthreshold Leakage:** It is the main source and happens when $V_{WI} < V_{gs} < V_{th}$ (V_{WI} is the weak inversion voltage). Current flows exponentially with V_{th} .
 - **Gate Leakage:** Current flows through the gate oxide due to tunneling of electrons in presence of high electric field & thin oxide.
 - **Contention Current:** Current flows when a node is driven by multiple sources with different values.

Dynamic Power

Switching Power

- The power dissipated during charging and discharging of load capacitors.
- For a single transition, energy drawn from supply is $E_{V_{DD}} = C_L V_{DD}^2$; half that energy is stored in the capacitor and the other half is dissipated in the PMOS or NMOS. Therefore:

$$P_{\text{switching}} = \alpha f_{\text{clk}} C_L V_{DD}^2$$

where $\alpha = 0.5$ for all signals & 1 for clock signals (2 transitions per cycle).

Glitching Power

- We can consider it a subcomponent of switching power.
- Glitches occur due to different arrival times of signals at a multi-input gate due to different path delays.
- Glitches ripple through the circuit and increase the activity factor.

Short-Circuit Power

- The power dissipated during the short-circuit current that flows through the PMOS and NMOS when they are both on ($V_{th} < V_{in} < V_{DD} - V_{th}$).
- Mainly affected by the rise/fall times of the signals as well as V_{th}/V_{DD} ratio.
- It can be ignored if $V_{th} = 0.5V_{DD}$ (nanometer technologies).


Power Reduction Techniques

Activity Factor Reduction


Clock Gating

The best way to reduce the activity is to turn off the clock to registers in unused blocks.

- **Latch-Free:** Gated clock is generated by EN AND CLK. However, this is a very bad design because:
 - EN glitches would cause multiple rising edges for the same clock cycle.
 - **Pulse Clipping:** Falling transition for EN signal when clock is high, which leads to pulse width violation.
 - **Spurious Clocking:** Rising transition for EN signal when clock is high, which leads to timing violation.



- **Latch-Based:** This method uses a negative latch (for positive-edge triggered FF) to ensure that enable signal can only change when the clock is low. However, this method introduces clock skew which can cause spurious clocking, so a special cell is used (Integrated Clock Gating Cell).



Important Notes:

- Clock gating is only applicable if EN signal is expected to be low for a long time.
- Clock gating block should be placed close to the clock source to avoid clock skew.

Other Techniques

- **Operand Isolation:** Registering inputs help avoid glitches. However, it increases the area and add latency of 1 clock cycle.
- Avoid using XOR because it has a high activity factor (0.5 instead of 0.25).
- Avoid comparisons (<, >) because they involve many XORs.
- Use shifters instead of multipliers; multipliers have a huge area consume a lot of power.

Frequency Reduction

Run each block at the lowest possible frequency that meets performance requirements by using clock dividers.

Voltage Reduction

- Use multiple voltage domains (different V_{DD}) for each block.
- However, level converters (shifters) are required when crossing different voltage domains. This is to account for the different noise margins. For example, a 1V signal has a noise margin of 0.5V for 1V domain, but 0.1 for 1.8V domain.

Short Circuit (& Leakage) Power Reduction

- Use multiple threshold voltages. The higher the threshold voltage, the lower the power.
- However, this increases the delay, so we start with high threshold voltage cells and introduce low threshold voltage cells for critical paths.

Power Gating

- Power gating is used to turn off the power supply to a block when it is not in use through a high V_{th} PMOS switch controlled by Power-EN signal.
- The power gating block should use special FF cells called Retention FF to prevent data loss.
- **Retention Flops:**
 - They hold their internal state when the primary power supply is shut down and restore the state when the power is brought up.
 - They use Always-On power supply for slave latches only.
- If a block's input is from a power-gated block, this input will be floating causing short circuit current. To avoid this, we use isolation cells to drive the input to ground during off state.

