

Albert Gafiyatullin

AI Compiler Engineer

Email: albert.gafiyatullin@outlook.com

Github: [a-gafiyatullin](#)

LinkedIn: [Albert G.](#)

SUMMARY

Software Engineer specializing in the development of programming language compilers and runtimes. Interested in system programming, compiler technologies, operating systems, and computer architecture.

EXPERIENCE

Samsung Research Russia

Moscow, Russia

July 2023 - Present

- Leading AI Compiler Engineer, SOC SW Lab

C++ Compilers Neural Networks Optimizations

Development of an optimizing AI compiler for the Samsung Exynos SoC NPU:

- Designing and implementation new generic SRAM-allocation, post-allocation and scheduling optimizations in the NPU compiler, improving neural-network performance and energy efficiency on Samsung phones;
- Improved inference latency for NPU's target NNs through performance analysis and tuning.

Unipro

Novosibirsk, Russia

March 2021 - June 2023

- JIT Compiler Engineer, Java Virtual Machine team

C++ JVM Assembly Language Compilers Garbage Collection

JVM Runtime and JIT Compiler development for Elbrus VLIW processor by MCST:

- Adapted the C2 compiler to support tiered compilation, improving average startup performance by 50% compared to non-tiered compilation;
- Designed and implemented a fast "C0" compiler for warm-up compilation tiers (instead of C1), tailored to the Elbrus VLIW CPU architecture. It resulted in a 25% improvement in average startup performance for low-core-count systems compared with C2-based tiered compilation;
- Improved performance on string- and XML- related workloads by up to 8% with intrinsics;
- Reduced runtime overhead by implementing platform-dependent improvements to implicit null checks.

PROJECTS & COURSES

COOL Compiler

March 2024

C++ LLVM Garbage Collection Compilers ARM

Implementation of COOL compiler and runtime with LLVM:

- AArch64 and x86-64 as target architectures;
- Stop-The-World Mark-and-Sweep, Mark-and-Compact and Semispace Copying Garbage Collectors.

SOE.YCSCS1: Compilers

October 2021

C++ MIPS Compilers Assembly Language

Implementation of COOL compiler for SPIM emulator.

ENGR85A: Digital Design

April 2023

SystemVerilog Circuit Design

Combinational and sequential circuits design.

ENGR85B: Computer Architecture

June 2023

RISC-V Computer Architecture SystemVerilog Embedded Systems Circuit Design

Implementation of [multicycle RICS-V CPU](#), introduction to pipelined CPU design.

EDUCATION

Novosibirsk State University

Novosibirsk, Russia

- Master's degree in Computer Science

2021 - 2023

- Thesis: The tiered JIT compilation in Java Virtual Machine for Elbrus platform.

Novosibirsk State University

Novosibirsk, Russia

- Bachelor's degree in Computer Science

2017 - 2021

- Thesis: Development of a computational module to simulate fast-neutron reactor core destruction.

- GPA: 4.8/5.0, graduated with honors

PROGRAMMING SKILLS

- Languages:** C++, C, Assembly Languages, Python.
- Technologies:** JVM internals, Compilers, Computer Architecture.