#### INDIAN INSTITUTE OF TECHNOLOGY, ROPAR



#### **PROJECT PRESENTATION (CP-302)**

A Configurable Direct Digital Frequency Synthesizer Based on LUT and Rotation: Reproduction and Custom Hardware Implementation Using Verilog and Python-Based Simulation

SUBMITTED TO: SUBMITTED BY:

Dr. Devarshi Das Amitoj Singh

Dr. Neeraj Goel 2022EEB1295

### **Abstract**

- Reproduced the DDFS architecture from IEEE TCAS-I 2019.
- Implemented using Verilog HDL with modular hierarchy.
- Simulated sinusoidal outputs using Python.
- Verified performance metrics: frequency output, SFDR.

### Introduction

DDFS: Key for radar, comms, and agile RF systems.

Paper proposes LUT + Rotation (LUT-ROT) based DDFS.

#### Highlights:

- Multi-Bit Rotation Tree (MBRT)
- Mode-configurable operation
- High SFDR, low power




Fig. 1 - Conventional DDFS architecture [1]

# Reference paper summary

**Hybrid LUT + Rotation:** Reduced ROM + latency.

**MBRT:** Low power, short pipeline.

**Modes:** Tunable trade-offs (speed vs power).

#### Achieved:

- 102-dBc SFDR
- 2.2-GHz frequency
- 6.9 mW/GHz efficiency




Fig. 2 - Final proposed circuit implementations [1]

$\phi_r$	$\phi \Rightarrow \phi_s$	$A_{\phi_s} \Rightarrow A_{\phi}$
000	φ [4:N]	$(\cos\frac{\pi}{4}\phi_s, \sin\frac{\pi}{4}\phi_s)$
001	~ <i>φ</i> [4:N]	$(\sin\frac{\pi}{4}\phi_s, \cos\frac{\pi}{4}\phi_s)$
010	φ [4:N]	$(-\sin\frac{\pi}{4}\phi_s, \cos\frac{\pi}{4}\phi_s)$
011	~ φ [4:N]	$(-\cos\frac{\pi}{4}\phi_s, \sin\frac{\pi}{4}\phi_s)$
100	φ [4:N]	$(-\cos\frac{\pi}{4}\phi_s, -\sin\frac{\pi}{4}\phi_s)$
101	~ φ [4:N]	$\left(-\sin\frac{\pi}{4}\phi_s, -\cos\frac{\pi}{4}\phi_s\right)$
110	φ [4:N]	$\left(\sin\frac{\pi}{4}\phi_s, -\cos\frac{\pi}{4}\phi_s\right)$
111	$\sim \phi$ [4:N]	$\left(\cos\frac{\pi}{4}\phi_s, -\sin\frac{\pi}{4}\phi_s\right)$

Fig. 3 - Phase and Amplitude transformations [1]

# **Verilog Implementation Review**

**PA\_16bit.v:** 32-bit phase accumulator (pipelined).

**lut.v:** ROM with xc, yc, xp, yp values (Python-generated).

rot\_new.v: MBRT rotation logic.

**PT\_transformed.v / at.v:**  $\pi/4$  symmetry transforms.

**conf.v:** Mode and block enable controls.

**top.v / top\_tb.v:** System integration and testbench.

#### PHASE ACCUMULATOR

```
module phase accumulator 16bit pipelined(
   input wire clk,
   input wire rst.
   input wire [31:0] FCW,
   output reg [31:0] phase
   wire [15:0] FCW lower = FCW[15:0];
   wire [15:0] FCW upper = FCW[31:16];
   reg [15:0] phase lower;
   reg [15:0] phase upper;
   wire carry;
   always @(posedge clk or posedge rst) begin
       if (rst)
            phase lower <= 16'b0;
            phase lower <= phase lower + FCW lower;
   end
   assign carry = (phase lower + FCW lower < phase lower) ? 1'b1 : 1'b0;</pre>
   always @(posedge clk or posedge rst) begin
       if (rst)
            phase upper <= 16'b0;
            phase upper <= phase upper + FCW upper + carry;</pre>
            phase <= {phase upper, phase lower};</pre>
endmodule
```

#### PHASE TRANSFORMER

```
module PT #(
    parameter n = 18,
    parameter 1 = 6
    input wire [31:0] PA out,
    output wire [2:0] phi r,
    output wire [1-1:0] phi lut,
    output wire [n-4-1:0] phi rot
    wire [n-1:0] phi;
    assign phi = PA out[31 -: n];
    wire [n-4:0] phi s raw;
    assign phi r = phi[n-1 -: 3];
    assign phi s raw = phi[n-4:0];
    wire [n-4:0] phi s transformed;
    assign phi s transformed = (phi r[0] == 1'b0) ? phi s raw : ~phi s raw;
    assign phi lut = phi s transformed[n-4 -: 1];
    assign phi rot = phi s transformed[n-4-1:0];
endmodule.
```

```
<u>LUT</u>
```

```
module LUT ROM #(
   parameter n = 18,
   parameter 1 = 6
   input wire [1-1:0] phi lut,
   output wire [63:0] lut data
   wire [3:0] addr lut0 = phi lut[1-1 -: 4];
   wire [5:0] addr lut1 = phi lut;
   reg [63:0] ROMO [0:15];
   reg [63:0] ROM1 [0:63];
   reg [63:0] data out;
   initial begin
       ROMO[0] = 64'h8000000000648000;
       ROM0[1] = 64'h7FD3106B2F646054;
       ROM0[2] = 64'h7F4C80D6136400A8;
       ROM0[3] = 64'h7E6C9140616350FC;
       ROM0[4] = 64'h7D33F1A9CE62514E;
       ROM0[5] = 64'h7BA37212106121A0;
       ROM0[6] = 64'h79BC4278DE5FA1F1;
       ROM0[7] = 64'h777F92DDF05DE240;
       ROM0[ 8] = 64'h74EF1340FF5BD28E:
       ROM0[9] = 64'h720C83A1C65992DA;
       ROM0[10] = 64'h6ED9F40000571324;
       ROM0[11] = 64'h6B59945B6C54536C;
       ROM0[12] = 64'h678DE4B3C95153B1;
       ROM0[13] = 64'h63798508D94E23F4;
       ROM0[14] = 64'h5F1F655A614AB434;
       ROM0[15] = 64'h5A8285A828471471;
   end
```

```
always @(*) begin
106
107
              case (LM)
                   1'b0: data out = ROM0[addr lut0];
108
                   1'b1: data out = ROM1[addr lut1];
109
                   default: data out = 64'b0;
110
111
              endcase
112
          end
113
114
          assign lut data = data out;
115
      endmodule
116
117
```

#### **ROT**

```
nodule MBRT_ROT (
  input wire [2:0] en,
  input wire [8:0] phi rot, // 9-bit rotation word (partitioned into 3 segments)
  input wire signed [63:0] lut data,
  output reg signed [19:0] xs, // 20-bit signed output X = xc + rotated offset x
  output reg signed [19:0] ys // 20-bit signed output Y = yc + rotated offset y
  wire signed [19:0] xc = lut data[63:44]; // 20-bit signed coarse X (MSB int, rest frac)
  wire signed [19:0] yc = lut data[43:24]; // 20-bit signed coarse Y
  wire signed [11:0] xp = lut data[23:12]; // 12-bit signed fine X (to be rotated)
  wire signed [11:0] yp = lut data[11:0]; // 12-bit signed fine Y
  wire signed [19:0] x0 ext = { 8'b0, xp };
  wire signed [19:0] y0 ext = { 8'b0, yp };
  // Partition phi rot into three 3-bit signed segments for the stages
  wire signed [2:0] phi0 = phi rot[2:0]; // stage 0 angle bits
  wire signed [2:0] phi1 = phi rot[5:3]; // stage 1 angle bits
  wire signed [2:0] phi2 = phi rot[8:6]; // stage 2 angle bits
  // Pipeline registers for intermediate X,Y values at each stage
  reg signed [19:0] stage1 x, stage1 y;
  reg signed [19:0] stage2 x, stage2 y;
  reg signed [19:0] stage3 x, stage3 y;
  always @(posedge clk) begin
      if (rst) begin
          stage1 x <= 20'b0;
          stage1_y <= 20'b0;
          stage2 x <= 20'b0;
          stage2 v <= 20'b0;
          stage3 x <= 20'b0;
```

```
always @(posedge clk) begin
    if (rst) begin
        stage1 x <= 20'b0;
        stage1_y <= 20'b0;
        stage2 x <= 20'b0;
        stage2 y <= 20'b0;
        stage3 x <= 20'b0;
        stage3 y <= 20'b0;
                 <= 20'b0:
                 <= 20'b0;
        VS
    end else begin
        if (en[0]) begin
            // Fixed-point multiply-add for rotation: shift right by 3 after multiply
            // dx0 = x0 ext * phi0 / 8; dy0 = y0 ext * phi0 / 8;
            stage1 x <= xc - ( (x0 ext * phi0) >>> 6 );
            stage1 y <= yc + ( (y0 ext * phi0) >>> 6 );
        end else begin
            stage1 x <= x0 ext;</pre>
            stage1 y <= y0 ext;
        end
        if (en[1]) begin
            stage2 x <= stage1 x - ( (x0 ext * phi1) >>> 9 );
            stage2 y <= stage1 y + ( (y0 ext * phi1) >>> 9 );
        end else begin
            stage2 x <= stage1 x;
            stage2 y <= stage1 y;
        end
```

#### **ROT**

#### **AMPLITUDE TRANSFORMER**

```
// Stage 2 (third 3-bit rotation)
if (en[2]) begin
    stage3_x <= stage2_x - ( (x0_ext * phi2) >>> 12 );
    stage3_y <= stage2_y + ( (y0_ext * phi2) >>> 12 );
end else begin
    stage3_x <= stage2_x;
    stage3_y <= stage2_y;
end

// Final outputs: add coarse (xc,yc) to the rotated offset
    xs <= stage3_x;
    ys <= stage3_y;
end
end
end
end
endmodule</pre>
```

```
module AT block(
                              phi r,
   input wire signed [19:0] xs, ys, // first-octant cosine (xs) and sine (ys)
   output reg signed [19:0] sin out, cos out
   wire [18:0] xs shifted = xs[19:1];
   wire [18:0] ys shifted = ys[19:1];
   // Function to apply sign manually (set MSB = 1 if negative)
   function [19:0] make signed;
       input [18:0] val;
                   sign; // 0 = positive, 1 = negative
           make signed = {sign, val};
   endfunction
   always @* begin
       case (phi r)
          3'b000: begin sin out = make signed(ys shifted, 1'b0); cos out = make signed(xs shifted, 1'b0); end
           3'b001: begin sin out = make signed(xs shifted, 1'b0); cos out = make signed(ys shifted, 1'b0); end
           3'b010: begin sin out = make signed(xs shifted, 1'b0); cos out = make signed(ys shifted, 1'b1); end
           3'b011: begin sin out = make signed(ys shifted, 1'b0); cos out = make signed(xs shifted, 1'b1); end
           3'b100: begin sin out = make signed(ys shifted, 1'b1); cos out = make signed(xs shifted, 1'b1); end
           3'b101: begin sin out = make signed(xs shifted, 1'b1); cos out = make signed(ys shifted, 1'b1); end
           3'b110: begin sin out = make signed(xs shifted, 1'b1); cos out = make signed(ys shifted, 1'b0); end
           3'b111: begin sin out = make signed(ys shifted, 1'b1); cos out = make signed(xs shifted, 1'b0); end
           default: begin sin out = 20'b0; cos out = 20'b0; end
   end
endmodule
```

#### **CONF**

```
module conf block (
                     clk,
              [1:0]
                     mode,
                           // LUT mode: 1=LUT1, 0=LUT0
                     LM,
  output reg [2:0] en,
  output reg [3:0] L,
                           // number of MSBs for LUT (phi lut bits)
  output reg [3:0] R
   // Decode mode into new control signals (before pipelining)
   reg new LM;
  reg [2:0] new en;
  reg [3:0] new L, new R;
   always @(*) begin
       case (mode)
          2'b00: begin new LM = 1'b1; new en = 3'b000; new L = 4'd6; new R = 4'd9; end
          2'b01: begin new LM = 1'b1; new en = 3'b001; new L = 4'd6; new R = 4'd9; end
          2'b10: begin new LM = 1'b1; new en = 3'b011; new L = 4'd6; new R = 4'd9; end
          2'b11: begin new LM = 1'b1; new en = 3'b111; new L = 4'd6; new R = 4'd9; end
           default: begin new LM = 1'b1; new en = 3'b000; new L = 4'd9; new R = 4'd0; end
   end
  reg LM d0, LM d1;
  reg [2:0] en d0, en d1;
  reg [3:0] L d0, L d1;
  reg [3:0] R d0, R d1;
   always @(posedge clk or posedge rst) begin
       if (rst) begin
          // On reset, clear all registers and outputs
                 <= 1'b0:
                 <= 3'b000:
                 <= 4'd0;
                 <= 4'd0:
           LM d0 <= 1'b0; LM d1 <= 1'b0;
           en do <= 3'hooo: en d1 <= 3'hooo:
```

```
always @(posedge clk or posedge rst) begin
       if (rst) begin
          // On reset, clear all registers and outputs
                 <= 1'b0;
                 <= 3'b000:
           en
                 <= 4'd0:
                 <= 4'd0:
          LM d0 <= 1'b0; LM d1 <= 1'b0;
          en d0 <= 3'b000; en d1 <= 3'b000;
          L d0 <= 4'd0; L d1 <= 4'd0;
          R d0 <= 4'd0; R d1 <= 4'd0;
       end else begin
          LM dØ <= new LM;
          en dø <= new en;
          L d0 <= new L;
          R d0 <= new R;
          LM d1 <= LM d0:
          en d1 <= en d0;
          L d1 <= L d0:
          R d1 <= R d0:
                 <= LM d1;
           IM
                 <= en d1;
           en
                 <= L d1;
                 <= R d1;
          R
       end
   end
endmodule
```

```
module top (
// Internal phase accumulator output
wire [31:0] phase;
wire [2:0] phi r;
wire [5:0] phi lut;
wire [8:0] phi rot;
wire [63:0] lut data;
wire signed [19:0] xs;
wire signed [19:0] ys;
                           // LUT mode select (1=LUT1, 0=LUT0)
wire [2:0] en;
wire [3:0] L;
// Accumulates FCW into 32-bit phase with two 16-bit pipelined accumulators
phase accumulator 16bit pipelined PA inst (
```

#### **TOP**

```
// Instantiate Look-Up Table (LUT)
  // Selects sine/cosine values from ROM based on phi lut and LM
> LUT ROM LUT inst ( ...
  // Performs micro-rotation on LUT outputs using phi rot and enable signals en[2:0]
> MBRT ROT ROT inst (...
  // Instantiate Inverse Symmetry (AT block)
  // Maps the rotated outputs (xs, ys) to final sine/cosine outputs (sin out, cos out)
> AT block AT inst (...
```

# **Python LUT generator**

Generated 64 samples from 0 to  $\pi/4$ .

#### Computed:

- $xc = cos(\theta)$ ,  $yc = sin(\theta)$
- $xp = (\pi/4) \cdot cos(\theta)$ ,  $yp = (\pi/4) \cdot sin(\theta)$

#### Scaled to fixed-point:

- xc, yc  $\rightarrow$  20-bit
- $xp, yp \rightarrow 12-bit$

Exported to ROM for Verilog LUT.

### **Simulation Results**

FCW inputs tested using **top\_tb.v**.

#### Python:

- Converts output to float
- Plots sine/cos waveforms and smoothens them
- Performs FFT using smoothed values

Output frequency matched predictions:

•  $f_{out} = (FCW \times f_{clk}) / 2^n$ 

Link to codes - <u>link</u>




Fig. 4 - Output obtained




Fig. 5 - Output obtained




Fig. 6 - Output obtained

# **Module Analysis**

**PA\_16bit.v:** Pipelined accumulator (fast, low delay).

**lut.v:** Compact, fast amplitude lookup.

rot\_new.v: Tree-based rotation:

- $xs = xc \phi \cdot yp$
- $ys = yc + \phi \cdot xp$

PT\_transformed / at.v: Angle compression logic.

**conf.v:** Dynamic mode and LUT control.

### **Discussions**

Output frequency accurate; SFDR lower than expected.

Potential reasons:

- Lower LUT precision
- Approximation in rotation
- FFT resolution limits

Strength: Successfully mimics architecture at lower scale.

### **Future Work**

Use BRAMs for LUTs.

Enhance bit resolution post-PA.

Vary FCW to study SFDR trends.

FPGA + DAC implementation.

Optimize area, power, and speed.

### **Conclusion**

- Reproduced LUT-ROT DDFS architecture.
- Verified correct frequency synthesis.
- Shows potential for custom RF synthesizer design.

### References

[1] Yang et al., "A 2.2-GHz Configurable Direct Digital Frequency Synthesizer Based on LUT and Rotation," IEEE TCAS-I, 2019.

# Thank you!