ESP8685 Series

Datasheet

Ultra-Low-Power SoC with RISC-V Single-Core CPU 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth® 5 (LE) 4 MB flash in the chip's package QFN28 (4×4 mm) package

Including:


ESP8685H4



Product Overview

ESP8685 is an low-power and highly-integrated MCU-based solution that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).

The functional block diagram of the SoC is shown below.



ESP8685 Functional Block Diagram

For more information on power consumption, see Section 2.7 Power Management.

Features

Wi-Fi

- IEEE 802.11b/g/n-compliant
- Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- 4 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
 - Note that when ESP8685 scans in Station mode, the SoftAP channel will change along with the Station channel
- Antenna diversity
- 802.11mc FTM

Bluetooth®

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode (20 dBm)
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and Memory

- 32-bit RISC-V single-core processor, up to 160 MHz
- CoreMark® score:
 - 1 core at 160 MHz: 407.22 CoreMark; 2.55 CoreMark/MHz
- 384 KB ROM
- 400 KB SRAM (16 KB for cache)

- 8 KB SRAM in RTC
- In-package flash
- Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Advanced Peripheral Interfaces

- 15 programmable GPIOs
- Digital interfaces:
 - 3 × SPI (SPIO and SPI1 are used to connect the SiP flash. Only SPI2 is available)
 - 2 × UART
 - 1 × I2C
 - 1 × I2S
 - Remote control peripheral, with 2 transmit channels and 2 receive channels
 - LED PWM controller, with up to 6 channels
 - Full-speed USB Serial/JTAG controller
 - General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
 - 1 × TWAI® controller compatible with ISO 11898-1 (CAN Specification 2.0)
- Analog interfaces:
 - 2 × 12-bit SAR ADCs, up to 6 channels
 - 1 × temperature sensor
- Timers:
 - 2 × 54-bit general-purpose timers
 - 3 × digital watchdog timers
 - 1 × analog watchdog timer
 - 1 × 52-bit system timer

Power Management

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
- Power consumption in Deep-sleep mode is 5 μ A
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot permission control on accessing internal and external memory
- Flash encryption memory encryption and decryption
- 4096-bit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA Accelerator (FIPS PUB 180-4)
 - RSA Accelerator
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

RF Module

- Antenna switches, RF balun, power amplifier, low-noise receive amplifier
- Up to +21 dBm of power for an 802.11b transmission
- Up to +20 dBm of power for an 802.11n transmission
- Up to -105 dBm of sensitivity for Bluetooth LE receiver (125 Kbps)

Applications

With low power consumption, ESP8685 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture

- POS Machines
- Service Robot
- Audio Devices
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers

Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp8685_datasheet_en.pdf



Contents

Featu		t Overview	2 3 5
1.1 1.2 1.3 1.4	Power		10 10 11 12 14 15
	1.4.2	ROM Messages Printing Control	15
2 2.1		nctional Description and Memory	17 17
	2.1.12.1.22.1.3	CPU Internal Memory Address Mapping Structure	17 17 18
2.2	2.1.4 Syster 2.2.1	Cache m Clocks CPU Clock	18 19 19
2.3	2.3.1	RTC Clock g Peripherals Analog-to-Digital Converter (ADC)	19 19
2.4	2.3.2 Digital 2.4.1 2.4.2 2.4.3 2.4.4 2.4.5 2.4.6 2.4.7 2.4.8 2.4.9	Temperature Sensor Peripherals General Purpose Input / Output Interface (GPIO) Serial Peripheral Interface (SPI) Universal Asynchronous Receiver Transmitter (UART) I2C Interface I2S Interface Remote Control Peripheral LED PWM Controller General DMA Controller USB Serial/JTAG Controller	20 20 28 29 29 29 30 30 30
2.5	2.4.10		31

	2.5.1 2.4 GHz Receiver	3′
	2.5.2 2.4 GHz Transmitter	3′
	2.5.3 Clock Generator	32
	2.5.4 Wi-Fi Radio and Baseband	32
	2.5.5 Wi-Fi MAC	32
	2.5.6 Networking Features	33
2.6	Bluetooth LE	33
	2.6.1 Bluetooth LE Radio and PHY	33
0.7	2.6.2 Bluetooth LE Link Layer Controller	33
2.7	Power Management	34
2.8	Timers	34
	2.8.1 General Purpose Timers	34
	2.8.2 System Timer	35
2.0	2.8.3 Watchdog Timers	35
2.9	Cryptographic Hardware Accelerators	36
2.102.11	Physical Security Features Peripheral Pin Configurations	36 36
۷.11	renpheral rith configurations	30
3	Electrical Characteristics	38
3.1	Absolute Maximum Ratings	38
3.2	Recommended Operating Conditions	38
3.3	DC Characteristics (3.3 V, 25 °C)	38
3.4	ADC Characteristics	39
3.5	Current Consumption	40
	3.5.1 RF Current Consumption in Active Mode	40
	3.5.2 Current Consumption in Other Modes	40
3.6	Reliability	41
3.7	Wi-Fi Radio	41
	3.7.1 Wi-Fi RF Transmitter (TX) Specifications	41
	3.7.2 Wi-Fi RF Receiver (RX) Specifications	42
3.8	Bluetooth LE Radio	44
	3.8.1 Bluetooth LE RF Transmitter (TX) Specifications	44
	3.8.2 Bluetooth LE RF Receiver (RX) Specifications	45
4	Packaging	48
Rel	lated Documentation and Resources	49
Rev	vision History	50

List of Tables

1-1	ESP8685H4 Pin Description	11
1-2	Description of Timing Parameters for Power-up and Reset	13
1-3	Default Configuration of Strapping Pins	14
1-4	Description of Timing Parameters for the Strapping Pins	14
1-5	Chip Boot Mode Control	15
1-6	ROM Messages Printing Control	16
2-1	IO MUX Pin Functions	20
2-2	Power-Up Glitches on Pins	21
2-3	Peripheral Signals via GPIO Matrix	23
2-4	Peripheral Pin Configurations	36
3-1	Absolute Maximum Ratings	38
3-2	Recommended Operating Conditions	38
3-3	DC Characteristics (3.3 V, 25 °C)	38
3-4	ADC Characteristics	39
3-5	ADC Calibration Results	39
3-6	Wi-Fi Current Consumption Depending on RF Modes	40
3-7	Current Consumption in Modem-sleep Mode	40
3-8	Current Consumption in Low-Power Modes	40
3-9	Reliability Qualifications	41
3-10	Wi-Fi Frequency	41
3-11	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	41
3-12	TX EVM Test	42
3-13	RX Sensitivity	42
3-14	Maximum RX Level	43
3-15	RX Adjacent Channel Rejection	43
3-16	Bluetooth LE Frequency	44
3-17	Transmitter Characteristics - Bluetooth LE 1 Mbps	44
3-18	Transmitter Characteristics - Bluetooth LE 2 Mbps	44
3-19	Transmitter Characteristics - Bluetooth LE 125 Kbps	45
3-20	Transmitter Characteristics - Bluetooth LE 500 Kbps	45
3-21	Receiver Characteristics - Bluetooth LE 1 Mbps	45
3-22	Receiver Characteristics - Bluetooth LE 2 Mbps	46
3-23	Receiver Characteristics - Bluetooth LE 125 Kbps	46
3-24	Receiver Characteristics - Bluetooth LE 500 Kbps	47

List of Figures

1-1	ESP8685 Pin Layout (Top View)	10
1-2	ESP8685 Power Scheme	12
1-3	Visualization of Timing Parameters for Power-up and Reset	13
1-4	Visualization of Timing Parameters for the Strapping Pins	15
2-1	Address Mapping Structure	18
4-1	QFN28 (4×4 mm) Package	48

1 Pins

1.1 Pin Layout




Figure 1-1. ESP8685 Pin Layout (Top View)

Table 1-1. ESP8685H4 Pin Description

Name	No.	Туре	Power Domain	Function	
LNA_IN	1	1/0	_	RF input and output	
VDD3P3	2	P_A	_	Analog power supply	
VDD3P3	3	P_A	_	Analog power supply	
XTAL_32K_P	4	I/O/T	VDD3P3_RTC	GPIOO, ADC1_CHO, XTAL_32K_P	
XTAL_32K_N	5	I/O/T	VDD3P3_RTC	GPIO1, ADC1_CH1, XTAL_32K_N	
GPI02	6	I/O/T	VDD3P3_RTC	GPIO2, ADC1_CH2, FSPIQ	
				High: on, enables the chip.	
CHIP_EN	7	I	VDD3P3_RTC	Low: off, the chip powers off.	
				Note: Do not leave the CHIP_EN pin floating.	
GPIO3	8	I/O/T	VDD3P3_RTC	GPIO3, ADC1_CH3	
MTMS	9	I/O/T	VDD3P3_RTC	GPIO4, ADC1_CH4, FSPIHD, MTMS	
MTDI	10	I/O/T	VDD3P3_RTC	GPI05, ADC2_CH0, FSPIWP MTDI	
VDD3P3_RTC	11	P_D	_	Input power supply for RTC	
MTCK	12	I/O/T	VDD3P3_CPU	GPIO6, FSPICLK, MTCK	
MTDO	13	I/O/T	VDD3P3_CPU	GPIO7, FSPID, MTDO	
GPI08	14	I/O/T	VDD3P3_CPU	GPIO8	
GPIO9	15	I/O/T	VDD3P3_CPU	GPIO9	
GPIO10	16	I/O/T	VDD3P3_CPU	GPI010, FSPICS0	
VDD3P3_CPU	17	P_D	_	Input power supply for CPU IO	
VDD_SPI	18	P_D		For internal use only	
NC	19			NC	
NC	20		_	NC	
GPIO18	21	I/O/T	VDD3P3_CPU	GPIO18, USB_D-	
GPIO19	22	I/O/T	VDD3P3_CPU	GPIO19, USB_D+	
UORXD	23	I/O/T	VDD3P3_CPU	GPIO20, UORXD	
UOTXD	24	I/O/T	VDD3P3_CPU	GPIO21, UOTXD	
XTAL_N	25			External crystal output	
XTAL_P 26 — —		_	External crystal input		
VDDA	27	P_A		Analog power supply	
VDDA	28	P_A		Analog power supply	
GND	29	G	_	Ground	

 $^{^{1}}$ P_A: analog power supply; P_D: power supply for RTC IO; I: input; O: output; T: high impedance.

² The pin function in this table refers only to some fixed settings and do not cover all cases for signals that can be input and output through the GPIO matrix. For more information on the GPIO matrix, please refer to Table 2-3.

ESP8685 has four input power pins:

- VDDA1
- VDDA2
- VDD3P3_RTC
- VDD3P3_CPU

VDDA1 and VDDA2 are the input power supply for the analog domain.

RTC IO is powered from VDD3P3_RTC.

The RTC domain is powered from Low Power Voltage Regulator, which is powered from VDD3P3_RTC.

The Digital System domain is powered from Digital System Voltage Regulator, which is powered from VDD3P3_CPU and VDD3P3_RTC at the same time.

Digital IO is powered from VDD3P3_CPU.

The power scheme diagram is shown in Figure 1-2.




Figure 1-2. ESP8685 Power Scheme

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_EN – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP_EN as well as power-up and reset timing, see Figure 1-3 and Table 1-2.




Figure 1-3. Visualization of Timing Parameters for Power-up and Reset

Table 1-2. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)			
	Time reserved for the power rails of VDDA, VDD3P3,				
t_{STBL}	VDD3P3_RTC, and VDD3P3_CPU to stabilize before the CHIP_EN	50			
	pin is pulled high to activate the chip				
+	Time reserved for CHIP_EN to stay below V_{IL_nRST} to reset the	50			
t_{RST}	chip (see Table 3-3)	50			

Strapping Pins 1.4

At each startup or reset, a chip requires some initial configuration parameters, such as in which boot mode to load the chip, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins operate as regular IO pins.

The parameters controlled by the given strapping pins at chip reset are as follows:

- Chip boot mode GPIO2, GPIO8, and GPIO9
- ROM messages printing GPIO8

GPIO9 connected to the chip's internal weak pull-up resistor at chip reset. This resistor determines the default bit value of GPIO9. Also, this resistor determines the bit value if GPIO9 is connected to an external high-impedance circuit.

Table 1-3. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPIO2	Floating	_
GPIO8	Floating	-
GPI09	Pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP8685 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

Regarding the timing requirements for the strapping pins, there are such parameters as setup time and hold time. For more information, see Table 1-4 and Figure 1-4.

Table 1-4. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize be-	
t_{SU}	fore the CHIP_EN pin is pulled high to activate the chip.	0
	Hold time is the time reserved for the chip to read the strapping	
t_H	pin values after CHIP_EN is already high and before these pins	
	start operating as regular IO pins.	




Figure 1-4. Visualization of Timing Parameters for the Strapping Pins

1.4.1 Chip Boot Mode Control

GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 1-5 Chip Boot Mode Control.

Boot Mode	GPIO2 a	GPI08	GPI09	
Default configuration	- (Floating)	- (Floating)	1 (Pull-up)	
SPI Boot (default)	1	Any value	1	
Joint Download Boot b	1	1	0	

Table 1-5. Chip Boot Mode Control

- USB-Serial-JTAG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

In Joint Download Boot mode, users can download binary files into flash using UARTO or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

1.4.2 ROM Messages Printing Control

During boot process the messages by the ROM code can be printed to:

- USB Serial/JTAG controller. For this, set EFUSE_USB_PRINT_CHANNEL and EFUSE_DIS_USB_SERIAL_JTAG to 0.
- UART. For this, set EFUSE_DIS_USB_SERIAL_JTAG to 1. In this case, EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM messages printing as shown in Table 1-6 ROM Messages Printing Control.

^a GPIO2 actually does not determine SPI Boot and Joint Download Boot mode, but it is recommended to pull this pin up due to

^b Joint Download Boot mode supports the following download methods:

Table 1-6. ROM Messages Printing Control

eFuse ¹	GPI08	ROM Messages Printing
0	Ignored	Always enabled
1	0	Enabled
I	1	Disabled
2	0	Disabled
2	1	Enabled
3	Ignored	Always disabled

¹ eFuse: EFUSE_UART_PRINT_CONTROL

2 Functional Description

This chapter describes the functions of ESP8685.

2.1 CPU and Memory

2.1.1 CPU

ESP8685 has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- four-stage pipeline that supports a clock frequency of up to 160 MHz
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 8 hardware breakpoints/watchpoints
- up to 16 PMP regions
- JTAG for debugging

For more information, please refer to Chapter <u>ESP-RISC-V CPU</u> in *ESP32-C3 Technical Reference Manual*.

2.1.2 Internal Memory

ESP8685's internal memory includes:

- 384 KB of ROM: for booting and core functions.
- 400 KB of on-chip SRAM: for data and instructions, running at a configurable frequency of up to 160 MHz. Of the 400 KB SRAM, 16 KB is configured for cache.
- RTC FAST memory: 8 KB of SRAM that can be accessed by the main CPU. It can retain data in Deep-sleep mode.
- 4 Kbit of eFuse: 1792 bits are reserved for your data, such as encryption key and device ID.
- In-package flash

For more information, please refer to Chapter <u>System and Memory</u> in *ESP32-C3 Technical Reference Manual*.

2.1.3 Address Mapping Structure




Figure 2-1. Address Mapping Structure

Note:

The memory space with gray background is not available for use.

2.1.4 Cache

ESP8685 has an eight-way set associative cache. This cache is read-only and has the following features:

• size: 16 KB

• block size: 32 bytes

• pre-load function

• lock function

• critical word first and early restart

2.2 System Clocks

For more information, please refer to Chapter Reset and Clock in ESP32-C3 Technical Reference Manual.

2.2.1 CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP8685 is unable to operate without an external main crystal clock.

2.2.2 RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- external low-speed (32 kHz) crystal clock
- internal slow RC oscillator (typically about 136 kHz, and adjustable)
- internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- external main crystal clock divided by 2
- internal fast RC oscillator divide-by-N clock (typically about 17.5 MHz, and adjustable)

2.3 Analog Peripherals

For more information, please refer to Chapter On-Chip Sensors and Analog Signal Processing in ESP32-C3 Technical Reference Manual.

2.3.1 Analog-to-Digital Converter (ADC)

ESP8685 integrates two 12-bit SAR ADCs.

- ADC1 supports measurements on 5 channels, and is factory-calibrated.
- ADC2 supports measurements on 1 channel, and is not factory-calibrated.

Note:

ADC2 of some chip revisions is not operable. For details, please refer to ESP32-C3 Series SoC Errata.

For ADC characteristics, please refer to Table 3.4.

For GPIOs assigned to ADC, please refer to Table 2-4.

2.3.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.

2.4 Digital Peripherals

2.4.1 General Purpose Input / Output Interface (GPIO)

ESP8685 has 15 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins.

Table 2-1 shows the IO MUX functions of each pin.

Table 2-1. IO MUX Pin Functions

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
XTAL_32K_P	4	GPI00	GPI00	_	0	R
XTAL_32K_N	5	GPIO1	GPIO1	_	0	R
GPI02	6	GPI02	GPI02	FSPIQ	1	R
GPIO3	8	GPIO3	GPIO3	_	1	R
MTMS	9	MTMS	GPIO4	FSPIHD	1	R
MTDI	10	MTDI	GPI05	FSPIWP	1	R
MTCK	12	MTCK	GPI06	FSPICLK	1*	G
MTDO	13	MTDO	GPI07	FSPID	1	G
GPI08	14	GPIO8	GPI08		1	_
GPIO9	15	GPIO9	GPI09	_	3	_
GPIO10	16	GPIO10	GPIO10	FSPICS0	1	G
GPIO18	21	GPIO18	GPIO18	_	0	USB, G
GPIO19	22	GPIO19	GPIO19		0*	USB
UORXD	23	UORXD	GPIO20		3	G

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
UOTXD	24	UOTXD	GPIO21		4	_

Reset

The default configuration of each pin after reset:

- 0 input disabled, in high impedance state (IE = 0)
- 1 input enabled, in high impedance state (IE = 1)
- 2 input enabled, pull-down resistor enabled (IE = 1, WPD = 1)
- 3 input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
- 4 output enabled, pull-up resistor enabled (OE = 1, WPU = 1)
- O* input disabled, pull-up resistor enabled (IE = 0, WPU = 0, USB_WPU = 1). See details in Notes
- 1* When the value of eFuse bit EFUSE_DIS_PAD_JTAG is
 - O, input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
 - 1, input enabled, in high impedance state (IE = 1)

We recommend pulling high or low GPIO pins in high impedance state to avoid unnecessary power consumption. You may add pull-up and pull-down resistors in your PCB design referring to Table 3-3, or enable internal pull-up and pull-down resistors during software initialization.

Notes

- R These pins have analog functions.
- USB GPIO18 and GPIO19 are USB pins. The pull-up value of a USB pin is controlled by the pin's pull-up value together with USB pull-up value. If any of the two pull-up values is 1, the pin's pull-up resistor will be enabled. The pull-up resistors of USB pins are controlled by USB_SERIAL_JTAG_DP_PULLUP bit.
- G These pins have glitches during power-up. See details in Table 2-2.

Table 2-2. Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period (ns)
MTCK	Low-level glitch	5
MTDO	Low-level glitch	5
GPIO10	Low-level glitch	5
UORXD	Low-level glitch	5
GPIO18	High-level glitch	50000

¹ Low-level glitch: the pin is at a low level output status during the time period;

High-level glitch: the pin is at a high level output status during the time period;

Pull-down glitch: the pin is at an internal weak pulled-down status during the time period;

Pull-up glitch: the pin is at an internal weak pulled-up status during the time period.

Please refer to Table 3-3 for detailed parameters about low/high-level and pull-down/up.

Table 2-3 shows the peripheral input/output signals via GPIO matrix.

Please pay attention to the configuration of the bit GPIO_FUNCn_OEN_SEL:

- GPIO_FUNCn_OEN_SEL = 1: the output enable is controlled by the corresponding bit n of GPIO_ENABLE_REG:
 - GPIO_ENABLE_REG = 0: output is disabled;
 - GPIO_ENABLE_REG = 1: output is enabled;
- GPIO_FUNCn_OEN_SEL = 0: use the output enable signal from peripheral, for example SPIQ_oe in the column "Output enable signal when GPIO_FUNCn_OEN_SEL = 0" of Table 2-3. Note that the signals such as SPIQ_oe can be 1 (1'd1) or 0 (1'd0), depending on the configuration of corresponding peripherals. If it is 1'd1 in the "Output enable signal when GPIO_FUNCn_OEN_SEL = 0", it indicates that once the register GPIO_FUNCn_OEN_SEL is cleared, the output signal is always enabled by default.

Note:

Signals are numbered consecutively, but not all signals are valid.

- \bullet For input signals, only 6 ~ 11, 45, 53, 54, 63 ~ 68, 97 ~ 100 are valid.
- \bullet For output signals, only 6 ~ 11, 45 ~ 50, 53 ~ 58, 63 ~ 73, 97 ~ 100, 123 ~ 125 are valid.

Functional Description

Table 2-3. Peripheral Signals via GPIO Matrix

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL= 0	Direct Output through IO_MUX
0	-	-	-	-	1'd1	no
1	-	-	-	-	1'd1	no
2	-	-	-	-	1'd1	no
3	-	-	-	-	1'd1	no
4	-	-	-	-	1'd1	no
5	-	-	-	-	1'd1	no
6	UORXD_in	0	yes	UOTXD_out	1'd1	yes
7	UOCTS_in	0	no	UORTS_out	1'd1	no
8	UODSR_in	0	no	UODTR_out	1'd1	no
9	U1RXD_in	0	no	U1TXD_out	1'd1	no
10	U1CTS_in	0	no	U1RTS_out	1'd1	no
11	U1DSR_in	0	no	U1DTR_out	1'd1	no
12	I2S_MCLK_in	0	no	I2S_MCLK_out	1'd1	no
13	I2SO_BCK_in	0	no	I2SO_BCK_out	1'd1	no
14	12SO_WS_in	0	no	I2SO_WS_out	1'd1	no
15	I2SI_SD_in	0	no	I2SO_SD_out	1'd1	no
16	I2SI_BCK_in	0	no	I2SI_BCK_out	1'd1	no
17	I2SI_WS_in	0	no	I2SI_WS_out	1'd1	no
18	gpio_bt_priority	0	no	gpio_wlan_prio	1'd1	no
19	gpio_bt_active	0	no	gpio_wlan_active	1'd1	no
20	-	-	-	-	1'd1	no
21	-	-	-	-	1'd1	no
22	-	-	-	-	1'd1	no
23	-	-	-	-	1'd1	no
24	-	-	-	-	1'd1	no

100

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL= 0	Direct Output through IO_MUX
25	-	-	-	-	1'd1	no
26	-	-	-	-	1'd1	no
27	-	-	-	-	1'd1	no
28	cpu_gpio_in0	0	no	cpu_gpio_out0	cpu_gpio_out_oen0	no
29	cpu_gpio_in1	0	no	cpu_gpio_out1	cpu_gpio_out_oen1	no
30	cpu_gpio_in2	0	no	cpu_gpio_out2	cpu_gpio_out_oen2	no
31	cpu_gpio_in3	0	no	cpu_gpio_out3	cpu_gpio_out_oen3	no
32	cpu_gpio_in4	0	no	cpu_gpio_out4	cpu_gpio_out_oen4	no
33	cpu_gpio_in5	0	no	cpu_gpio_out5	cpu_gpio_out_oen5	no
34	cpu_gpio_in6	0	no	cpu_gpio_out6	cpu_gpio_out_oen6	no
35	cpu_gpio_in7	0	no	cpu_gpio_out7	cpu_gpio_out_oen7	no
36	-	-	-	usb_jtag_tck	1'd1	no
37	-	-	-	usb_jtag_tms	1'd1	no
38	-	-	-	usb_jtag_tdi	1'd1	no
39	-	-	-	usb_jtag_tdo	1'd1	no
40	-	-	-	-	1'd1	no
41	-	-	-	-	1'd1	no
42	-	-	-	-	1'd1	no
43	-	-	-	-	1'd1	no
44	-	-	-	-	1'd1	no
45	ext_adc_start	0	no	ledc_ls_sig_out0	1'd1	no
46	-	-	-	ledc_ls_sig_out1	1'd1	no
47	-	-	-	ledc_ls_sig_out2	1'd1	no
48	-	-	-	ledc_ls_sig_out3	1'd1	no
49	-	-	-	ledc_ls_sig_out4	1'd1	no
50	-	-	-	ledc_ls_sig_out5	1'd1	no
51	rmt_sig_in0	0	no	rmt_sig_out0	1'd1	no

10

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL= 0	Direct Output through IO_MUX
52	rmt_sig_in1	0	no	rmt_sig_out1	1'd1	no
53	I2CEXTO_SCL_in	1	no	I2CEXTO_SCL_out	I2CEXTO_SCL_oe	no
54	I2CEXTO_SDA_in	1	no	I2CEXTO_SDA_out	I2CEXTO_SDA_oe	no
55	-	-	-	gpio_sd0_out	1'd1	no
56	-	-	-	gpio_sd1_out	1'd1	no
57	-	-	-	gpio_sd2_out	1'd1	no
58	-	-	-	gpio_sd3_out	1'd1	no
59	-	-	-	I2SO_SD1_out	1'd1	no
60	-	-	-	-	1'd1	no
61	-	-	-	-	1'd1	no
62	-	-	-	-	1'd1	no
63	FSPICLK_in	0	yes	FSPICLK_out_mux	FSPICLK_oe	yes
64	FSPIQ_in	0	yes	FSPIQ_out	FSPIQ_oe	yes
65	FSPID_in	0	yes	FSPID_out	FSPID_oe	yes
66	FSPIHD_in	0	yes	FSPIHD_out	FSPIHD_oe	yes
67	FSPIWP_in	0	yes	FSPIWP_out	FSPIWP_oe	yes
68	FSPICSO_in	0	yes	FSPICSO_out	FSPICSO_oe	yes
69	-	-	-	FSPICS1_out	FSPICS1_oe	no
70	-	-	-	FSPICS2_out	FSPICS2_oe	no
71	-	-	-	FSPICS3_out	FSPICS3_oe	no
72	-	-	-	FSPICS4_out	FSPICS4_oe	no
73	-	-	-	FSPICS5_out	FSPICS5_oe	no
74	twai_rx	1	no	twai_tx	1'd1	no
75	-	-	-	twai_bus_off_on	1'd1	no
76	-	-	-	twai_clkout	1'd1	no
77	-	-	-	-	1'd1	no
78	-	-	-	-	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL= 0	Direct Output through IO_MUX
79	-	-	-	-	1'd1	no
80	-	-	-	-	1'd1	no
81	-	-	-	-	1'd1	no
82	-	-	-	-	1'd1	no
83	-	-	-	-	1'd1	no
84	-	-	-	-	1'd1	no
85	-	-	-	-	1'd1	no
86	-	-	-	-	1'd1	no
87	-	-	-	-	1'd1	no
88	-	-	-	-	1'd1	no
89	-	-	-	ant_sel0	1'd1	no
90	-	-	-	ant_sel1	1'd1	no
91	-	-	-	ant_sel2	1'd1	no
92	-	-	-	ant_sel3	1'd1	no
93	-	-	-	ant_sel4	1'd1	no
94	-	-	-	ant_sel5	1'd1	no
95	-	-	-	ant_sel6	1'd1	no
96	-	-	-	ant_sel7	1'd1	no
97	sig_in_func_97	0	no	sig_in_func97	1'd1	no
98	sig_in_func_98	0	no	sig_in_func98	1'd1	no
99	sig_in_func_99	0	no	sig_in_func99	1'd1	no
100	sig_in_func_100	0	no	sig_in_func100	1'd1	no
101	-	-	-	-	1'd1	no
102	-	-	-	-	1'd1	no
103	-	-	-	-	1'd1	no
104	-	-	-	-	1'd1	no
105	-	-	-	-	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL= 0	Direct Output through IO_MUX
106	-	-	-	-	1'd1	no
107	-	-	-	-	1'd1	no
108	-	-	-	-	1'd1	no
109	-	-	-	-	1'd1	no
110	-	-	-	-	1'd1	no
111	-	-	-	-	1'd1	no
112	-	-	-	-	1'd1	no
113	-	-	-	-	1'd1	no
114	-	-	-	-	1'd1	no
115	-		-	-	1'd1	no
116	-	-	-	-	1'd1	no
117	-	-	-	-	1'd1	no
118	-	-	-	-	1'd1	no
119	-	-	-	-	1'd1	no
120	-	-	-	-	1'd1	no
121	-	-	-	-	1'd1	no
122	-	-	-	-	1'd1	no
123	-	-	-	CLK_OUT_out1	1'd1	no
124	-	-	-	CLK_OUT_out2	1'd1	no
125	-	-	-	CLK_OUT_out3	1'd1	no
126	-	-	-	-	1'd1	no
127	-	-	-	usb_jtag_trst	1'd1	no

For more information, please refer to Chapter <u>IO MUX and GPIO Matrix (GPIO, IO_MUX)</u> in *ESP32-C3 Technical Reference Manual*.

2.4.2 Serial Peripheral Interface (SPI)

ESP8685 has the following SPI interfaces:

- SPIO used by ESP8685's GDMA controller and cache to access in-package flash
- SPI1 used by the CPU to access in-package flash
- SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller

Features of SPIO and SPI1

- Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
- Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode
- Data transmission is in bytes

Features of SPI2

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, and Quad SPI, QPI
- Configurable clock polarity (CPOL) and phase (CPHA)
- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
 - Provides six SPI_CS pins for connection with six independent SPI slaves
 - Configurable CS setup time and hold time
- As a slave
 - Supports 2-line full-duplex communication with clock frequency up to 60 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz

For GPIOs assigned to SPI, please refer to Table 2-4.

For more information, please refer to Chapter <u>SPI Controller (SPI)</u> in *ESP32-C3 Technical Reference Manual*.

2.4.3 Universal Asynchronous Receiver Transmitter (UART)

ESP8685 has two UART interfaces, i.e. UARTO and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHCIO, and can be accessed by the GDMA controller or directly by the CPU.

For GPIOs assigned to UART, please refer to Table 2-4.

For more information, please refer to Chapter <u>UART Controller (UART)</u> in *ESP32-C3 Technical Reference Manual*.

2.4.4 I2C Interface

ESP8685 has an I2C bus interface which is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode
- 7-bit broadcast address

You can configure instruction registers to control the I2C interface for more flexibility.

For GPIOs assigned to I2C, please refer to Table 2-4.

For more information, please refer to Chapter <u>I2C Controller (I2C)</u> in *ESP32-C3 Technical Reference Manual*.

2.4.5 I2S Interface

ESP8685 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard.

For GPIOs assigned to I2S, please refer to Table 2-4.

For more information, please refer to Chapter <u>I2S Controller (I2S)</u> in *ESP32-C3 Technical Reference Manual*.

2.4.6 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192 × 32-bit memory block to store transmit or receive waveform.

For GPIOs assigned to the Remote Control Peripheral, please refer to Table 2-4.

For more information, please refer to Chapter Remote Control Peripheral (RMT) in ESP32-C3 Technical Reference Manual.

2.4.7 LED PWM Controller

The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller:

- can generate digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 14 bits.
- has multiple clock sources, including APB clock and external main crystal clock.
- can operate when the CPU is in Light-sleep mode.
- supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.

For GPIOs assigned to LED PWM, please refer to Table 2-4.

For more information, please refer to Chapter LED PWM Controller (LEDC) in ESP32-C3 Technical Reference Manual.

2.4.8 General DMA Controller

ESP8685 has a general DMA controller (GDMA) with six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP8685 with DMA feature are SPI2, UHCIO, I2S, AES, SHA, and ADC.

For more information, please refer to Chapter GDMA Controller (GDMA) in ESP32-C3 Technical Reference Manual.

2.4.9 USB Serial/JTAG Controller

ESP8685 integrates a USB Serial/JTAG controller. This controller has the following features:

- CDC-ACM virtual serial port and JTAG adapter functionality
- USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode)
- programming in-package flash
- CPU debugging with compact JTAG instructions
- a full-speed USB PHY integrated in the chip

For GPIOs assigned to USB Serial/JTAG, please refer to Table 2-4.

For more information, please refer to Chapter USB Serial/JTAG Controller (USB_SERIAL_JTAG) in ESP32-C3 Technical Reference Manual.

2.4.10 TWAI® Controller

ESP8685 has a TWAI® controller with the following features:

- compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For GPIOs assigned to TWAI, please refer to Table 2-4.

For more information, please refer to Chapter <u>Two-wire Automotive Interface (TWAI)</u> in *ESP32-C3 Technical Reference Manual*.

2.5 Radio and Wi-Fi

ESP8685 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

2.5.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP8685 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

2.5.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- carrier leakage
- I/Q amplitude/phase matching
- baseband nonlinearities

- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

2.5.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

2.5.4 Wi-Fi Radio and Baseband

ESP8685 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCSO-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4 μ s guard interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity
 ESP8685 supports antenna diversity with an external RF switch. This switch is controlled by one or more
 GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

2.5.5 Wi-Fi MAC

ESP8685 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

ESP8685 Wi-Fi MAC applies the following low-level protocol functions automatically:

- 4 × virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)

- Wi-Fi multimedia (WMM)
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

2.5.6 Networking Features

Espressif provides libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.

2.6 Bluetooth LE

ESP8685 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

2.6.1 Bluetooth LE Radio and PHY

Bluetooth Low Energy radio and PHY in ESP8685 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

2.6.2 Bluetooth LE Link Layer Controller

Bluetooth Low Energy Link Layer Controller in ESP8685 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral roles
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising
- link layer encryption

LE Ping

2.7 Power Management

The ESP8685 has an advanced Power Management Unit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.

Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following **predefined power modes** that power up different combinations of power domains:

- Active mode The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
- Modem-sleep mode The CPU is on, but the clock frequency can be reduced. The wireless
 connections can be configured to remain active as RF circuits are periodically switched on when
 required.
- Light-sleep mode The CPU stops running, and can be optionally powered on. The chip can be woken up via all wake up mechanisms: MAC, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally shut down.
- Deep-sleep mode Only RTC is powered on. Wireless connection data is stored in RTC memory.

For power consumption in different power modes, see Section 3.5 Current Consumption.

For more information, please refer to Chapter <u>Low-Power Management (RTC_CNTL)</u> in *ESP32-C3 Technical Reference Manual*.

2.8 Timers

2.8.1 General Purpose Timers

ESP8685 has with two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 1 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

For more information, please refer to Chapter <u>Timer Group (TIMG)</u> in *ESP32-C3 Technical Reference Manual*.

2.8.2 System Timer

ESP8685 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

For more information, please refer to Chapter <u>System Timer (SYSTIMER)</u> in *ESP32-C3 Technical Reference Manual.*

2.8.3 Watchdog Timers

For more information, please refer to Chapter <u>Watchdog Timers (WDT)</u> in *ESP32-C3 Technical Reference Manual*.

Digital Watchdog Timers

ESP8685 contains three digital watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the MWDT in timer group 0 (TIMG0) are enabled automatically in order to detect and recover from booting errors.

Digital watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
 If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

Analog Watchdog Timer

ESP8685 also has one analog watchdog timer: RTC super watchdog timer (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.

SWD has the following features:

• Ultra-low power

- Interrupt to indicate that the SWD timeout period is close to expiring
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state
 of the whole operating system

2.9 Cryptographic Hardware Accelerators

ESP8685 is equipped with hardware accelerators of general algorithms, such as AES-128/AES-256 (FIPS PUB 197), ECB/CBC/OFB/CFB/CTR (NIST SP 800-38A), SHA1/SHA224/SHA256 (FIPS PUB 180-4), and RSA3072. The chip also supports independent arithmetic, such as large-number modular multiplication and large-number multiplication. The maximum operation length for RSA and large-number modular multiplication is 3072 bits. The maximum operand length for large-number multiplication is 1536 bits.

2.10 Physical Security Features

- Secure boot feature uses a hardware root of trust to ensure only signed firmware (with RSA-PSS signature) can be booted.
- HMAC module can use a software inaccessible MAC key to generate MAC signatures for identity verification and other purposes.
- Digital Signature module can use a software inaccessible secure key to generate RSA signatures for identity verification.
- World Controller provides two running environments for software. All hardware and software resources
 are sorted to two groups, and placed in either secure or general world. The secure world cannot be
 accessed by hardware in the general world, thus establishing a security boundary.

2.11 Peripheral Pin Configurations

Table 2-4. Peripheral Pin Configurations

Interface	Signal	Pin	Function
ADC	ADC1_CHO	XTAL_32K_P	Two 12-bit SAR ADCs
	ADC1_CH1	XTAL_32K_N	
	ADC1_CH2	GPIO2	
	ADC1_CH3	GPIO3	
	ADC1_CH4	MTMS	
	ADC2_CHO	MTDI	
JTAG	MTDI	MTDI	JTAG for software debugging
	MTCK	MTCK	
	MTMS	MTMS	
	MTDO	MTDO	
UART	UORXD_in	Any GPIO pins	Two UART channels with hardware flow control
	UOCTS_in		and GDMA
	UODSR_in		
	UOTXD_out		
	UORTS_out		
	UODTR_out		

Interface	Signal	Pin	Function
	U1RXD_in		
	U1CTS_in		
	U1DSR_in		
	U1TXD_out		
	U1RTS_out		
	U1DTR_out		
I2C	I2CEXTO_SCL_in	Any GPIO pins	One I2C channel in slave or master mode
	I2CEXTO_SDA_in		
	I2CEXTO_SCL_out		
	I2CEXTO_SDA_out		
LED PWM	ledc_ls_sig_out0~5	Any GPIO pins	Six independent PWM channels
128	I2SOO_BCK_in	Any GPIO pins	Stereo input and output from/to the audiocodec
	I2S_MCLK_in		
	12SO_WS_in		
	I2SI_SD_in		
	I2SI_BCK_in		
	I2SI_WS_in		
	I2SO_BCK_out		
	I2S_MCLK_out		
	I2SO_WS_out		
	I2SO_SD_out		
	I2SI_BCK_out		
	I2SI_WS_out		
	I2SO_SD1_out		
Remote Control	RMT_SIG_INO~1	Any GPIO pins	Two channels for an IR transceiver of various
Peripheral	RMT_SIG_OUTO~1		waveforms
SPI2	FSPICLK_in/_out_mux	Any GPIO pins	 Master mode and slave mode of SPI, Dual
	FSPICSO_in/_out		SPI, Quad SPI, and QPI
	FSPICS1~5_out		 Connection to off-package flash, RAM,
	FSPID_in/_out		and other SPI devices
	FSPIQ_in/_out		 Four modes of SPI transfer format
	FSPIWP_in/_out		 Configurable SPI frequency
	FSPIHD_in/_out		 64-byte FIFO or GDMA buffer
USB Serial/JTAG	USB_D+	GPIO19	USB-to-serial converter, and USB-to-JTAG
	USB_D-	GPIO18	converter
TWAI	twai_rx	Any GPIO pins	Compatible with ISO 11898-1 protocol
	twai_tx		
	twai_bus_off_on		
1			

Electrical Characteristics

3.1 **Absolute Maximum Ratings**

Stresses above those listed in Table 3-1 Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 3.2 Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 3-1. Absolute Maximum Ratings

Parameter	Description	Min	Max	Unit
Input power pins ¹	Allowed input voltage	-0.3	3.6	V
I_{output}^2	Cumulative IO output current	_	1000	mA
T_{STORE}	Storage temperature	-40	150	°C

¹ For more information on input power pins, see Section 1.3 Power Supply.

Recommended Operating Conditions 3.2

Table 3-2. Recommended Operating Conditions

Parameter ¹	Description	Min	Тур	Max	Unit
VDDA, VDD3P3, VDD3P3_RTC	Recommended input voltage	3.0	3.3	3.6	V
VDD3P3_CPU ²	Recommended input voltage	3.0	3.3	3.6	V
I_{VDD}	Cumulative input current	0.5	_	_	А
T_A	Operating ambient temperature	-40	l	105	°C

¹ See in conjunction with Section 1.3 Power Supply.

DC Characteristics (3.3 V, 25 °C) 3.3

Table 3-3. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	pF
V_{IH}	High-level input voltage	0.75 × VDD ¹	_	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3	_	0.25 × VDD ¹	V
$ I_{IH} $	High-level input current	_	_	50	nA
_{IL}	Low-level input current	_	_	50	nA

² The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

² If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.

Table 3-3 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
V_{OH}^2	High-level output voltage	0.8 × VDD ¹	_	_	V
V_{OL}^2	Low-level output voltage	_	_	0.1 × VDD ¹	V
	High-level source current (VDD ¹ = 3.3 V, V_{OH}		40		mΛ
$ _{OH}$	>= 2.64 V, PAD_DRIVER = 3)	_	40	_	mA
	Low-level sink current (VDD ¹ = 3.3 V, V_{OL} =		28		mΑ
$ _{OL}$	0.495 V, PAD_DRIVER = 3)	_	20	_	IIIA
R_{PU}	Internal weak pull-up resistor	_	45	_	kΩ
R_{PD}	Internal weak pull-down resistor	_	45	_	kΩ
\/	Chip reset release voltage CHIP_EN voltage	0.75 × VDD ¹		VDD ¹ + 0.3	V
V_{IH_nRST}	is within the specified range)	0.73 ^ VDD		VDD 10.3	\ \ \
V	Chip reset voltage (CHIP_EN voltage is within	-0.3		0.25 × VDD ¹	V
V_{IL_nRST}	the specified range)	_0.3	_	0.23 ^ 100	V

¹ VDD – voltage from a power pin of a respective power domain.

ADC Characteristics 3.4

Table 3-4. ADC Characteristics

Symbol	Parameter	Min	Max	Unit
DNL (Differential nonlinearity) ¹	ADC connected to an external	_7	7	LSB
DNE (Differential Horillineanty)	100 nF capacitor; DC signal input;	-/	/	LOD
INI. (Integral poplingerity)	Ambient temperature at 25 °C;	-12	12	LSB
INL (Integral nonlinearity)	Wi-Fi off	-12	12	LOD
Sampling rate	_	_	100	kSPS ²

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.

The calibrated ADC results after hardware calibration and software calibration are shown in Table 3-5. For higher accuracy, you may implement your own calibration methods.

Table 3-5. ADC Calibration Results

Parameter	Description		Max	Unit
	ATTENO, effective measurement range of 0 ~ 750	-10	10	mV
Total error	ATTEN1, effective measurement range of 0 ~ 1050	-10	10	mV
	ATTEN2, effective measurement range of 0 ~ 1300	-10	10	mV
	ATTEN3, effective measurement range of 0 ~ 2500	-35	35	mV

 $^{^2\,\}mathrm{V}_{OH}$ and V_{OL} are measured using high-impedance load.

² kSPS means kilo samples-per-second.

3.5 **Current Consumption**

3.5.1 **RF Current Consumption in Active Mode**

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Table 3-6. Wi-Fi Current Consumption Depending on RF Modes

Work Mode ¹	Description		Description		Peak (mA)
		802.11b, 1 Mbps, @21 dBm	335		
	TX	802.11g, 54 Mbps, @19 dBm	285		
Active (RF working)		802.11n, HT20, MCS7, @18.5 dBm	276		
Active (RF WORKING)		802.11n, HT40, MCS7, @18.5 dBm	278		
	RX	802.11b/g/n, HT20	84		
	πΛ	802.11n, HT40	87		

3.5.2 Current Consumption in Other Modes

Table 3-7. Current Consumption in Modem-sleep Mode

	CPU Frequency		Ту	/p
Mode	(MHz)	Description	All Peripherals Clocks Disabled (mA)	All Peripherals Clocks Enabled (mA) ¹
				, ,
	80	CPU is running	23	28
Modem-sleep ^{2,3}		CPU is idle	16	21
		CPU is running	17	22
		CPU is idle	13	18

¹ In practice, the current consumption might be different depending on which peripherals are enabled.

Table 3-8. Current Consumption in Low-Power Modes

Mode	Description	Typ (μ A)
Light-sleep	VDD_SPI and Wi-Fi are powered down, and all GPIOs are high-impedance	130
Deep-sleep	RTC timer + RTC memory	5
Power off	CHIP_EN is set to low level, the chip is powered off	1

² In Modem-sleep mode, Wi-Fi is clock gated.

³ In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Reliability 3.6

Table 3-9. Reliability Qualifications

Test Item	Test Conditions	Test Standard	
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108	
ESD (Electro-Static	HBM (Human Body Mode) ¹ ± 2000 V	JS-001	
Discharge Sensitivity)	CDM (Charge Device Mode) ² ± 1000 V	JS-002	
Latch up	Current trigger ± 200 mA	JESD78	
Laterrup	Voltage trigger 1.5 × VDD $_{max}$	JESD/6	
	Bake 24 hours @125 °C	J-STD-020, JESD47,	
Preconditioning	Moisture soak (level 3: 192 hours @30 °C, 60% RH)	JESD22-A113	
	IR reflow solder: 260 + 0 °C, 20 seconds, three times	JEODZE ATIO	
TCT (Temperature Cycling	_65 °C / 150 °C, 500 cycles	JESD22-A104	
Test)	-00 07 100 0, 000 cycles	JLODZZ-A104	
uHAST (Highly			
Accelerated Stress Test,	130 °C, 85% RH, 96 hours	JESD22-A118	
unbiased)			
HTSL (High Temperature	150 °C. 1000 hours	JESD22-A103	
Storage Life)	100 0, 1000 110013	JLODZZ-AIOO	
LTSL (Low Temperature	-40 °C, 1000 hours	JESD22-A119	
Storage Life)	-40 0, 1000 Hours	JEOUZZ-ANY	

 $^{^{1}}$ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

3.7 Wi-Fi Radio

Table 3-10. Wi-Fi Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2412	_	2484

3.7.1 Wi-Fi RF Transmitter (TX) Specifications

Table 3-11. TX Power with Spectral Mask and EVM Meeting 802.11 Standards

	Min Typ		Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	21.0	_
802.11b, 11 Mbps	_	21.0	_
802.11g, 6 Mbps	_	21.0	_
802.11g, 54 Mbps	_	19.0	_

 $^{^2}$ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

Table 3-11 - cont'd from previous page

	Min Typ		Max
Rate	(dBm)	(dBm)	(dBm)
802.11n, HT20, MCS0	_	20.0	_
802.11n, HT20, MCS7	_	18.5	_
802.11n, HT40, MCS0		20.0	_
802.11n, HT40, MCS7	_	18.5	_

Table 3-12. TX EVM Test

	Min	Тур	SL ¹
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps, @21 dBm	_	-24.5	-10
802.11b, 11 Mbps, @21 dBm	_	-24.5	-10
802.11g, 6 Mbps, @21 dBm	_	-21.0	-5
802.11g, 54 Mbps, @19 dBm	_	-27.0	-25
802.11n, HT20, MCS0, @20 dBm	_	-22.5	-5
802.11n, HT20, MCS7, @18.5 dBm	_	-28.5	-27
802.11n, HT40, MCS0, @20 dBm	_	-22.5	-5
802.11n, HT40, MCS7, @18.5 dBm	_	-28.5	-27

¹ SL stands for standard limit value.

3.7.2 Wi-Fi RF Receiver (RX) Specifications

Table 3-13. RX Sensitivity

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	-98.4	
802.11b, 2 Mbps	_	-96.0	
802.11b, 5.5 Mbps	_	-93.0	
802.11b, 11 Mbps	_	-88.6	
802.11g, 6 Mbps	_	-93.8	_
802.11g, 9 Mbps	_	-92.2	
802.11g, 12 Mbps	_	-91.0	_
802.11g, 18 Mbps	_	-88.4	
802.11g, 24 Mbps	_	-85.8	_
802.11g, 36 Mbps	_	-82.0	
802.11g, 48 Mbps	_	-78.0	_
802.11g, 54 Mbps	_	-76.6	
802.11n, HT20, MCS0	_	-93.6	_
802.11n, HT20, MCS1	_	-90.8	_
802.11n, HT20, MCS2	_	-88.4	_
802.11n, HT20, MCS3	_	-85.0	_

Table 3-13 – cont'd from previous page

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11n, HT20, MCS4	-	-81.8	_
802.11n, HT20, MCS5		-77.8	_
802.11n, HT20, MCS6		-76.0	_
802.11n, HT20, MCS7	_	-74.8	_
802.11n, HT40, MCS0		-90.0	_
802.11n, HT40, MCS1	_	-88.0	_
802.11n, HT40, MCS2		-85.2	_
802.11n, HT40, MCS3		-82.0	_
802.11n, HT40, MCS4		-78.8	_
802.11n, HT40, MCS5	_	-74.6	_
802.11n, HT40, MCS6	_	-73.0	_
802.11n, HT40, MCS7	_	-71.4	

Table 3-14. Maximum RX Level

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	5	
802.11b, 11 Mbps	_	5	_
802.11g, 6 Mbps	_	5	
802.11g, 54 Mbps	_	0	_
802.11n, HT20, MCS0	_	5	
802.11n, HT20, MCS7	_	0	_
802.11n, HT40, MCS0	_	5	_
802.11n, HT40, MCS7	_	0	_

Table 3-15. RX Adjacent Channel Rejection

	Min	Тур	Max
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps	_	35	_
802.11b, 11 Mbps	_	35	_
802.11g, 6 Mbps	_	31	_
802.11g, 54 Mbps	_	20	_
802.11n, HT20, MCS0	_	31	_
802.11n, HT20, MCS7	_	16	_
802.11n, HT40, MCS0	_	25	_
802.11n, HT40, MCS7	_	11	_

Bluetooth LE Radio 3.8

Table 3-16. Bluetooth LE Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2402	_	2480

3.8.1 Bluetooth LE RF Transmitter (TX) Specifications

Table 3-17. Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
RE transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	17.00	_	kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_m \mid$	_	1.75	_	kHz
Carrier frequency offset and drift	$Max \left f_{n-} f_{n-5} \right $	_	1.46	_	kHz
	$ f_1-f_0 $	l	0.80	_	kHz
	$\Deltaf1_{ ext{avg}}$	_	250.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		- 190.00		kHz
Widdiation Characteristics	99.9% of all Δ $f2_{\text{max}}$)		190.00	_	KIIZ
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	I	0.83	_	_
In-band spurious emissions	± 2 MHz offset	_	-37.62	_	dBm
	± 3 MHz offset		-41.95	_	dBm
	> ± 3 MHz offset	_	-44.48	_	dBm

Table 3-18. Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
Kr tiansmit power	Gain control step	_	3.00	_	dB
		_	20.80		kHz
Carrier frequency offset and drift	$ Max f_0-f_n $	_	1.30		kHz
Carrier frequency offset and drift	$ \operatorname{Max} f_{n-1} f_{n-5} $	_	1.33		kHz
	$ f_1-f_0 $	_	0.70		kHz
	$\Delta f1_{avg}$	_	498.00		kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least	_	430.00	_	kHz
Woodalation on aracteriotics	99.9% of all Δ $f2_{\text{max}}$)				KIIZ
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_	0.93		_
In-band spurious emissions	± 4 MHz offset	_	-43.55		dBm
	± 5 MHz offset	_	-45.26	_	dBm
	> ± 5 MHz offset	_	-45.26	_	dBm

Table 3-19. Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
Ki tiansmit power	Gain control step	_	3.00	_	dB
	$ f_n _{n=0,\;1,\;2,\;k}$	_	17.50		kHz
Carrier frequency offset and drift	$\text{Max} \mid f_0 = f_n \mid$	_	0.45		kHz
Camer frequency offset and diffi	$ f_n - f_{n-3} $	_	0.70	1	kHz
	$ f_0 - f_3 $	_	0.30		kHz
	$\Deltaf1_{ m avg}$	_	250.00		kHz
Modulation characteristics	Min Δ $f1_{\rm max}$ (for at least		- 235.00		kHz
	99.9% of all Δ $f2_{\rm max}$)	_	200.00	_	KI IZ
In-band spurious emissions	± 2 MHz offset	_	-37.90		dBm
	± 3 MHz offset	_	-41.00	_	dBm
	> ± 3 MHz offset	_	-42.50	_	dBm

Table 3-20. Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	17.00		kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_m \mid$	_	0.88	_	kHz
Carrier frequency offset and diffi	$ f_n - f_{n-3} $	_	1.00		kHz
	$ f_0 - f_3 $	_	0.20	_	kHz
	$\Delta~f2_{ ext{avg}}$		208.00		kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least	_	– 190.00		kHz
	99.9% of all Δ $f2_{\text{max}}$)	_	190.00		NI IZ
In-band spurious emissions	± 2 MHz offset	_	-37.90	_	dBm
	± 3 MHz offset	_	-41.30	_	dBm
	> ± 3 MHz offset	_	-42.80	_	dBm

3.8.2 Bluetooth LE RF Receiver (RX) Specifications

Table 3-21. Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-97	-	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	8	_	dB
	F = FO + 1 MHz	_	-3	_	dB
	F = F0 – 1 MHz	_	-4	_	dB
	F = F0 + 2 MHz	_	-29	_	dB
Adjacent channel selectivity C/I	F = F0 - 2 MHz	_	-31	_	dB

Table 3-21 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	F = FO + 3 MHz	_	-33	_	dB
	F = FO - 3 MHz	_	-27	_	dB
	$F \ge FO + 4 MHz$		-29	_	dB
	F ≤ FO − 4 MHz	_	-38	_	dB
Image frequency	_		-29	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$		-41	_	dB
Adjacent channel to image frequency	$F = F_{image} - 1 MHz$		-33	_	dB
	30 MHz ~ 2000 MHz		-5	_	dBm
Out-of-band blocking performance	2003 MHz ~ 2399 MHz	_	-18	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-15	_	dBm
	3000 MHz ~ 12.75 GHz	_	-5	_	dBm
Intermodulation	_		-30	_	dBm

Table 3-22. Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-93	_	dBm
Maximum received signal @30.8% PER	_	_	3	_	dBm
Co-channel C/I	_	_	10	_	dB
	F = F0 + 2 MHz	_	-7	_	dB
	F = F0 - 2 MHz	_	-7	_	dB
	F = FO + 4 MHz	_	-28	_	dB
Adjacent channel selectivity C/I	F = F0 - 4 MHz	_	-26	_	dB
Adjacent charmer selectivity 6/1	F = F0 + 6 MHz	_	-26	_	dB
	F = F0 - 6 MHz	_	-27	_	dB
	F ≥ F0 + 8 MHz	_	-29	_	dB
	$F \le FO - 8 MHz$	_	-28	_	dB
Image frequency	_	_	-28	_	dB
Adiapant abanyal ta imaga francis	$F = F_{image} + 2 MHz$	_	-26	_	dB
Adjacent channel to image frequency	$F = F_{image} - 2 \text{ MHz}$	_	-7	_	dB
Out-of-band blocking performance	30 MHz ~ 2000 MHz	_	-5	_	dBm
	2003 MHz ~ 2399 MHz	_	-19	_	dBm
	2484 MHz ~ 2997 MHz	_	-16	_	dBm
	3000 MHz ~ 12.75 GHz	_	-5	_	dBm
Intermodulation	_	_	-29	_	dBm

Table 3-23. Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-105	_	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	3	_	dB

Table 3-23 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	F = FO + 1 MHz	_	-6	_	dB
	F = FO – 1 MHz	_	-6	_	dB
	F = F0 + 2 MHz	_	-33	_	dB
Adjacent channel selectivity C/I	F = F0 - 2 MHz	_	-43	_	dB
Adjacent channel selectivity 6/1	F = F0 + 3 MHz	_	-37	_	dB
	F = F0 - 3 MHz	_	-47	_	dB
	$F \ge FO + 4 MHz$		-40	_	dB
	F ≤ FO − 4 MHz	_	-50	_	dB
Image frequency	_	_	-40	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-50	_	dB
Adjacent charmer to image nequency	$F = F_{image} - 1 \text{ MHz}$	_	-37	_	dB

Table 3-24. Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-100	_	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	3	_	dB
	F = FO + 1 MHz	_	-2	_	dB
	F = FO – 1 MHz	_	-3	_	dB
	F = FO + 2 MHz	_	-32	_	dB
Adjacent channel selectivity C/I	F = FO - 2 MHz	_	-33	_	dB
Aujacent channel selectivity 6/1	F = FO + 3 MHz	_	-23	_	dB
	F = FO - 3 MHz	_	-40	_	dB
	F ≥ FO + 4 MHz	_	-34	_	dB
	F ≤ FO − 4 MHz	_	-44	_	dB
Image frequency	_	_	-34	_	dB
Adia and alaman landing and an analysis	$F = F_{image} + 1 MHz$	_	-46	_	dB
Adjacent channel to image frequency	F = F _{image} – 1 MHz	_	-23	_	dB

- For information about tape, reel, and chip marking, please refer to *Espressif Chip Packaging Information*.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 1-1 ESP8685 Pin Layout (Top View).




Figure 4-1. QFN28 (4×4 mm) Package

Related Documentation and Resources

Related Documentation

Certificates

https://espressif.com/en/support/documents/certificates

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP8685 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

- The ESP Journal Best Practices, Articles, and Notes from Espressif folks. https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
 https://espressif.com/en/support/download/sdks-demos

Products

- ESP8685 Series SoCs Browse through all ESP8685 SoCs.
 https://espressif.com/en/products/socs?id=ESP8685
- ESP8685 Series Modules Browse through all ESP8685-based modules.
 https://espressif.com/en/products/modules?id=ESP8685
- ESP8685 Series DevKits Browse through all ESP8685-based devkits.

https://espressif.com/en/products/devkits?id=ESP8685

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

 See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

Revision History

Date	Version	Release notes
2024-02-06	V1.2	 Removed the end-of-life ESP8685H2 variant Corrected the PWM duty resolution to 14 bits in Section 2.4.7 LED PWM Controller Updated the maximum value of "RF power control range" to 20 dBm in Section 3.8 Bluetooth LE Radio Other updates to wording
2022-12-15	V1.1	 Deleted feature "Antenna diversity" from Section 2.6.1 Bluetooth LE Radio and PHY Deleted feature "Supports external power amplifier" Added a note about ADC2 error in Section 2.3.1 Analog-to-Digital Converter (ADC) Updated notes for Table General Purpose Input / Output Interface (GPIO), and updated the glitch type of GPIO18 to high-level glitch Added Table ADC Characteristics Updated Section 3.5.2 Current Consumption in Other Modes Updated RF transmit power in Section 3.8 Bluetooth LE Radio Updated Chapter Related Documentation and Resources
2022-04-08	V1.0	 Added a new variant ESP8685H4; Updated Figure ESP8685 Functional Block Diagram to show power modes Added CoreMark score in Features Updated Figure ESP8685 Power Scheme and related descriptions Updated Table General Purpose Input / Output Interface (GPIO) Added note 2 to Table Recommended Operating Conditions Other updates to wording
2021-07-30	v0.5	Preliminary release



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.