Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³

¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

Motivation

1. Lack of freely available image encoder designed for edge use case.

2

Approach

Architecture

Results & Comparisons

Future Work

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³

¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

E-mail: yuri gpps1@ertl.jp

Motivation


- 1. Lack of freely available image encoder designed for edge use case.
- 2.

Approach

JPEG HLS Encoder

GStreamer Plugin Integration

Architecture



Experiments


Future Work


Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³


E-mail: yuri gpps1@ertl.jp

¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

Motivation







- Increasing importance of image encoding at the edge.
- Image encoding efforts have been mostly concentrated on accelerator cards.
- This research focuses on the implementation and integration aspect of an HLS-based JPEG encoder on Kria KV260 SoC [1] integrated with **GStreamer**.

Hardware Architecture

Encoded U MCU


Encoded V MCU

- Conventional JPEG algorithm design implemented C++ HLS.
- Streaming design:

CAM


Storage

- Data is packed into MCU streams at input processing.
- Each MCU in a stream goes through pipelined DCT and RLE pipelined, and sequential Huffman.
- MCUs are packed into the expected JPEG bitstream format at the end.
- Encoded bits are packed via a stateful switch that shifts and ORs according to the encoding order (e.g. YYYYUV for YUV420).




Approach

Overall Design




- HW JPEG Encoder implemented in High-level Synthesis [2].
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Top-level Block Design



Pipelines cam: From Camera Device (DMA-able) **DMABUF** Accelerated JPEG Encoder file: From Storage (Requires Copy) Accelerated Internal

JPEG Encoder



Buffer

Resource Utilization

out byte | num bits


Generally, Vitis Libraries [4] codec kernels exceed resource limitations for edge boards, such as the **KV260**. Thus, employing these kernels on such boards often requires lowering the target frequency.

Our encoder is able to achieve **7~25%** of the resource usage of even the smallest Vitis encoding kernel (Webp at 100MHz), as shown below. This is done possible by reducing the HW functionality as much as possible, and thus lowering complexity.

	Freq.	BRAM	URAM	DSP	FF	LUT
JPEG ¹	250MHz	6	12	85	18150	13868
Webp ²	100MHz	81	46	834	71227	68906
Webp ²	250MHz	229	10	414	92030	68755
JXL ²	260MHz	584	122	644	270565	199537
PIK²	200MHz	614	473	2398	549987	449995
Our work ² Vitis Codec Libraries						

Experiments

CPU/Memory Siress



Discussion and Conclusions

1. Suitability for Edge

3. Increased Predictability

References

[1] AMD. "Kria KV260 Vision Al Starter Kit". https:// www.amd.com/en/products/system-on-modules/ kria/k26/kv260-vision-starter-kit.html. Accessed 2025-08-20. [2] AMD. "Vitis HLS". https://www.amd.com/en/ products/software/adaptive-socs-and-fpgas/

vitis/vitis-hls.html. Accessed 2025-05-30. [4] AMD. "Vitis Libraries". https://github.com/ Xilinx/Vitis_Libraries. Accessed 2025-05-30.

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³


¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

E-mail: yuri gpps1@ertl.jp

Input Devices

Network

Storage




Approach

Overall Design **Output Devices** Network Device **GStreamer Plugin (SW)** Non-DMA **JPEG** JPEG Encoder (HW) DMA **Bitstream** Storage

- HW JPEG Encoder implemented in High-level Synthesis [2].
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Top-level Block Design



Hardware Architecture


Encoded U MCU


Encoded V MCU

- Conventional JPEG algorithm design implemented C++ HLS.
- Streaming design:

CAM

- Data is packed into MCU streams at input processing.
- Each MCU in a stream goes through pipelined DCT and RLE pipelined, and sequential Huffman.
- MCUs are packed into the expected JPEG bitstream format at the end.
- Encoded bits are packed via a stateful switch that shifts and ORs according to the encoding order (e.g. YYYYUV for YUV420).





Performance Evaluation FPGA vs. CPU (jpegenc) CPU **FPGA** 19.5 2.6 **FPS** cam CPU % 93 21.7 **FPS** 22.6 file CPU %

Resource Utilization

out byte | num bits

Generally, Vitis Libraries [4] codec kernels exceed resource limitations for edge boards, such as the KV260. Thus, employing these kernels on such boards often requires lowering the target frequency.


Our encoder is able to achieve **7~25%** of the resource usage of even the smallest Vitis encoding kernel (Webp at 100MHz), as shown below.

This is done possible by reducing the HW functionality as much as possible, and thus lowering complexity.

		Freq.	BRAM	URAM	DSP	FF	LUT	
	JPEG ¹	250MHz	6	12	85	18150	13868	
	Webp ²	100MHz	81	46	834	71227	68906	
	Webp ²	250MHz	229	10	414	92030	68755	
	JXL ²	260MHz	584	122	644	270565	199537	
	PIK ²	200MHz	614	473	2398	549987	449995	
¹ O	¹ Our work ² Vitis Codec Libraries [4						[4	

Experiments

CPU/Memory Stress



Objective: Test the slowdown behavior of both the jpegenc-based CPU encoder and our FPGA encoder when the system is under load.

Discussion and Conclusions

1. Suitability for Edge

3. Increased Predictability

References


[1] AMD. "Kria KV260 Vision Al Starter Kit". https:// www.amd.com/en/products/system-on-modules/ kria/k26/kv260-vision-starter-kit.html. Accessed 2025-08-20. [2] AMD. "Vitis HLS". https://www.amd.com/en/

products/software/adaptive-socs-and-fpgas/ vitis/vitis-hls.html. Accessed 2025-05-30. [4] AMD. "Vitis Libraries". https://github.com/ Xilinx/Vitis_Libraries. Accessed 2025-05-30.

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³


¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

E-mail: yuri gpps1@ertl.jp



Approach


System Design



Contributions


- HW JPEG Encoder implemented in High-level Synthesis.
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Hardware Architecture




- Conventional JPEG algorithm design implemented C++ HLS.
- Streaming design:
 - Data is packed into MCU streams at input processing.
 - Each MCU in a stream goes through pipelined DCT and RLE pipelined, and sequential Huffman.
 - MCUs are packed into the expected JPEG bitstream format at the end.


- Send each plane to the encoder via AXI
 - Avoid memory copy in case of DMA



Top-level Hardware Design



Experiments



Performance Evaluation FPGA vs. CPU (jpegenc) CPU **FPGA** 19.5 **FPS** 2.6 cam CPU % 93 21.7 **FPS** 22.6 file CPU %

Resource Utilization Freq. BRAM URAM DSP LUT JPEG¹ 250MHz 85 18150 13868 Webp² 100MHz 834 71227 68906 Webp² 250MHz 229 414 92030 68755 260MHz 584 644 270565 199537 200MHz 614 2398 549987 449995 Webp Encoder² High Resource Usage Requires lowering target frequency to 100Hz JPEG Encoder¹ • 7~25% of Webp Resources Can fit four JPEG encoders in place of a single Webp Encoder ²Vitis Codec Libraries ¹Our work

Memory Stress Testing Stress Configurations $\overline{c_{123}} \ \overline{c_{012}} \ \overline{c_{0123}}$ C_{23} CPU3 FPGA3 libjpeg **JPEG GStreamer GStreamer** Encoder **FPGA Pinning Pinning** FPGA* CPU* **JPEG** libjpeg GStreamer **GStreamer** Encoder **CPU** 2 FPGA Pinning Pinning file: Slowdown Comparison under Memory Stress $C_3 \quad C_{23} \quad C_{123} \quad C_{012} \quad C_{0123}$ **FPGA**: less affected by stress on AXI bus 1.20 1.15 1.10 1.05 CPU3 CPU* FPGA* FPGA3

Discussion and Conclusions

- 1. Suitability for Edge
- Low resource usage
- Realtime performance
- 2. Usability
- GStreamer integration
 - Easy composition of media pipelines
- 3. Increased Predictability
- Resilience against memory stress

Future Work

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³

¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.


E-mail: yuri gpps1@ertl.jp

Motivation Context Data Importance of **Edge Image Compression** Problem: High Resource Usage Accelerator **Vitis Libraries** Cards **Embedded** Boards

Lack of low-resource HLS solutions for real-time FullHD image compression

Approach


System Design



Contributions


- HW JPEG Encoder implemented in High-level Synthesis.
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Hardware Architecture




- Conventional JPEG algorithm design implemented C++ HLS
- Streaming design:
 - Data is packed into MCU streams at input processing
 - Each MCU in a stream goes through **DCT and RLE** pipelined, and sequential Huffman
 - MCUs are packed into the expected JPEG bitstream format at the end.

Send each plane to the encoder via AXI Avoid memory copy in case of DMA




Top-level Hardware Design



- Camera accessed through V4L2
 - Accesses must go through AXI bus

Experiments






Performance FPGA vs. CPU (ipegenc)


		CPU	FPGA	FPGA/CPU
aam	FPS	2.6	19.5	7.5
cam	CPU %	93	5	0.054
£:1a	FPS	22.6	21.7	.96
file	CPU %	107	14	0.13

Resource Utilization



encoders in place of a single Webp Encoder

Memory Stress Testing



Discussion and Conclusions

1. Suitability for Edge

- Low resource usage
- Realtime performance

2. Usability

- GStreamer integration
 - Easy composition of media pipelines
- 3. Increased Predictability
- Resilience against memory stress

Future Work

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³

¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.


E-mail: yuri gpps1@ertl.jp

Motivation Storage | Data | Importance of | Edge | Device | Transmission | Center | Edge | Image | Compression | Problem: High Resource Usage | Accelerator | Cards | Webp | Pik | JXL | Lepton | Embedded | Boards | Center | Cards | Center | Center | Cards | Center | Cente

Lack of low-resource HLS solutions for real-time FullHD image compression

Approach


System Design



Contributions


- **HW JPEG Encoder** implemented in *High-level Synthesis*.
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Hardware Architecture




- Conventional JPEG algorithm design implemented C++ HLS
- Streaming design:
 - Data is packed into MCU
 streams at input processing
 - Each MCU in a stream goes through DCT and RLE pipelined, and sequential Huffman
 - MCUs are packed into the expected JPEG bitstream format at the end.

Send each plane to the encoder via AXI Avoid memory copy in case of DMA




Top-level Hardware Design



- Camera accessed through V4L2
 Accesses must go through AXI bus


Definition: Pipelines cam: From Camera Device (DMA-able)



107


14

Resource Utilization



Experiments

Memory Stress Testing



Discussion and Conclusions

1. Suitability for Edge

file

- Low resource usage
- Realtime performance

CPU %

2. Usability

0.13

- GStreamer integration
 - Easy composition of media pipelines
- 3. Increased Predictability
- Resilience against memory stress

Future Work

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³


¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

E-mail: yuri gpps1@ertl.jp

Motivation Context Importance of Edge Image Compression **Real-time** Data Faster **Transmission** Storage Transmission Storage Device Center Develop with High-Level Synthesis Problem: High Resource Usage Accelerator **Vitis Libraries** Cards JXL Lepton **Embedded** Lack of Boards

Approach


System Design



Contributions


- HW JPEG Encoder implemented in High-level Synthesis.
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Hardware Architecture




- Conventional JPEG algorithm design implemented C++ HLS
- Streaming design:
 - Data is packed into MCU streams at input processing
 - o Each MCU in a stream goes through **DCT** and **RLE** pipelined, and sequential Huffman
 - MCUs are packed into the expected JPEG bitstream format at the end.

 Send each plane to the encoder via AXI Avoid memory copy in case of DMA




Top-level Hardware Design




 Camera accessed through V4L2 Accesses must go through AXI bus

Experiments



Performance FPGA vs. CPU (jpegenc)



21.7 30.0

• L(fi

le

CPU

10


.96

0.13

Resource Utilization

JPEG (our) vs. Vitis Codec Libraries Freq. BRAM URAM DSP 250MHz 85 18150 13868 Webp² 100MHz 71227 68906 Webp² 250MHz 414 92030 68755 260MHz 584 644 270565 199537 200MHz 614 2398 549987 449995 ¹Our work ²Vitis Codec Libraries Webp Encoder² High Resource Usage Requires lowering target frequency to 100Hz JPEG Encoder¹ • 7~25% of Webp Resources Can fit four JPEG encoders in place of a

single Webp Encoder



d Conclusions

1.38 lity amer integration _{0.26}/ composition of lia pipelines


- 3. Increased Predictability
- Resilience against memory stress

Future Work

Yuri Guimaraes Pereira Primo da Silva¹, Shinya Honda¹, Sugako Otani¹², Masato Edahiro¹, Abraham Monrroy Cano³


¹Nagoya University, ²Renesas Electronics, ³Map IV Inc.

E-mail: yuri gpps1@ertl.jp



Approach


System Design



Contributions


- HW JPEG Encoder implemented in High-level Synthesis.
- GStreamer plugin interfaces with encoder.
 - Allows for mix and matching of pipeline elements for arbitrary media processing.
 - Easy usage of DMA capabilities.

Hardware Architecture




- Conventional JPEG algorithm design implemented C++ HLS
- Streaming design:
 - Data is packed into MCU streams at input processing
 - o Each MCU in a stream goes through **DCT** and **RLE** pipelined, and sequential Huffman
 - MCUs are packed into the expected JPEG bitstream format at the end.

Send each plane to the encoder via AXI Avoid memory copy in case of DMA





Top-level Hardware Design




- Camera accessed through V4L2
 - Accesses must go through AXI bus

Experiments






Resource Utilization



 Can fit four JPEG encoders in place of a


single Webp Encoder




Discussion and Conclusions

- 1. Suitability for Edge
- Low resource usage
- Realtime performance
- 2. Usability
- GStreamer integration
 - Easy composition of media pipelines
- 3. Increased Predictability
- Resilience against memory stress









Overall Architecture

The design consists of a HW component integrated with a *GStreamer* plugin.



GStreamer allows for easy and quick composition of media pipelines, making the design easily testable in a wide range of scenarios.




The camera-based pipeline consists of an AMD MIPI IP accessed through the v4l2src GStreamer plugin node. Separate buffer planes can be accessed directly and processed as individual channels on the JPEG IP, improving throughput.


Hardware Components


Y and UV channels are processed separately in order to aggregate MCUs into streams.

Afterwards, each MCU goes through DCT, RLE, Huffman encoding.

Finally, all MCU channels are merged together acording to the YYYYUV order for YUV420.







Byte Packer

out_byte

num bits


Counter

Encoded U MCU

Encoded V MCU

Switch

U



Experiments




Fig. 6. Memory Stress Configuration: Four configurations for single-core or multi-core affinity of the pipeline (CPU3, CPU*, FPGA3, FPGA*), as well as five CPU affinity configurations for the memory stress.




TABLE II
RESOURCE UTILIZATION COMPARISON OF
JPEG AND WEBP ENCODERS ON KV260

	JPEG (our work)	WebP [3]	Total Available
Frequency	250 MHz	100 MHz	
Throughput	4.49 MPps	1.88 MPps	
LUT	11,513	62,296	92,832
LUTAsMem	2,355	6,610	55,336
REG	18,150	71,227	191,197
BRAM	6	81	106
URAM	12	46	56
DSP	85	834	1248

TABLE III
PERFORMANCE EVALUATION OF THE JPEG ENCODER

		CPU	FPGA (Our)
can	Throughput (fps) CPU Usage (%)	2.6 93	19.5 5
file	Throughput (fps) CPU Usage (%)	22.6 107	21.7 14
	Compression Ratio PSNR (dB)	3.202% 27.72	3.219% 27.45

