# SMT-based Test Program Generation for Cache Memory

Evgeny Kornikhin Moscow State University

## **Testing by Test Programs**


add r1,r2,r3 sub r4, r1, r2 lw r5, r1, 0 lui r2, r1, r4

assembler program microprocessor (test program)


-


## **Test Programs Generation**

model of microprocessor



## Cache memory behavior







LOAD x, y @ hit STORE u, z @ miss LOAD z, y @ hit cache-hit with "y" cache-hit with "z" cache-hit with "y"

initial state of cache
(addresses of cached data)
and registers = ?

# Huge exhaustive search

LOAD x, y @ hit STORE u, z @ miss LOAD z, y @ hit

select values

↓ ↑
run template

$$X \mid 0 ... 2^{64}-1$$

$$z \mid 0...2^{64}-1$$

$$u \mid 0 ... 2^{64}-1$$

initial registers' values

$$0...2^{64}$$
-1

$$0...2^{64}$$
-1

$$0...2^{64}-1$$

$$0...2^{64}-1$$

$$0...2^{64}$$
-1

$$0...2^{64}$$
-1

$$0...2^{64}$$
-1

$$0...2^{64}-1$$

initial cache state

#### Hard behavior constraints

LOAD z, y @ hit (cache-hit with "y")


x,y,z,u, L such as:

LOAD x, y @ hit  $\begin{cases} index(L,y) > 0 \\ L' == inc\_counter(L,y) \end{cases}$ 


index(L',z) == 0STORE u,z @ miss $\rightarrow$ z0 (cache-miss with "z")  $\exists z0:counter(L',z0)\rightarrow min$ L''' == remove(L',z0)L''' == add(L'',z)

$$x,y,z,u, L = ?$$


# **Key Idea**




# **Fully Associative Cache**



## **Fully Associative Cache**



$$t \in \{x,y,z...\}$$



$$t\not\in \{x,y,z...\}$$

$$U \in \{x,y,z...\}$$

new cache {t,x,y,z...}\{u}

# Iru(u)

hit x1

hit x2

miss x3 $\rightarrow$ x4

hit x5 u = x2  $\{x3, x5\} = L\setminus\{u\}$ 

# Iru(u)

hit x1
hit x2
miss x3
$$\rightarrow$$
x4
hit x5
hit x5
miss t $\rightarrow$ u
$$\begin{cases} u = x1 \\ \{x2, x3, x5\} = L \setminus \{u\} \end{cases}$$

there are another cases...

## **Example**

initial state:

LOAD x, y @ hit

STORE u, z @ miss →z0

LOAD z, y @ hit

$$N = 3$$

$$y \in \{\alpha, \beta, \gamma\}$$

$$z\notin\{\alpha,\beta,\gamma\}$$

$$z0 \in \{\alpha, \beta, \gamma\}$$

$$z0=\beta$$

$$\{\alpha,\beta,\gamma\}\setminus\{z0\}=\{\gamma,y\}$$

$$y \in \{\alpha, \beta, \gamma, z\} \setminus \{z0\}$$

## **Example**

$$y = \alpha$$


$$z\notin\{\alpha,\beta,\gamma\}$$

$$y=\alpha=0$$


$$\beta=1$$

$$\gamma = 2$$

$$z=3$$



#### **Common Cache**



hit(t) t ∈ L

miss(t)→u

 $u \in L$   $t \notin L$  R(t) = R(u) Iru(u) Iru(u) Iru(u) Iru(u)

# Iru(u)

```
hit x1

hit x2

miss x3\rightarrowx4


hit x5

miss t\rightarrowu
\begin{cases} u = x2\\ \{x3, x5\} \cap R(u)\\ = (L\setminus\{y\}) \cap R(u) \end{cases}
```

### Equations for the whole test template

$$x1,x2 \in \{a1,a2,b1,b2,c1,c2\}$$
  
 $x3 \notin \{a1,a2,b1,b2,c1,c2\}$   
 $R(x3) = R(y3)$   
 $x4 \in \{a1,...,c2,x3\}\setminus\{y3\}$   
 $x5 \notin \{a1,...,c2,x3\}\setminus\{y3\}$   
 $y3 = c2$   
 $\{y3\} = (\{a1,...,c2\}\setminus\{x1,x2,y3\})\cap R(y3)$   
 $y5 = x2$   
 $\{y5\} = (\{a1,...,c2,x3\}\setminus\{y3,y5,x3,x4\})\cap R(y5)$ 

## Solver



SAT modulo theories
Yices



 Cache behavior can be expressed using equations on addresses' set

Equations can be solved by SMT-solver

#### **Contacts**

http://tesla-project.googlecode.com

http://hardware.ispras.ru

kornevgen@gmail.com

Thank you for attention!