


VHDL Modules



std_logic
std_logic_vector