
## **VHDL Modules**



std\_logic std\_logic\_vector

