VULCAN TRANSACTIONS ON AUTONOMOUS AI-TO-SILICON ENGINEERING VOL. 2026 · ARCHITECTURAL SIGNOFF PAPER

Anvil-Q1: W4A16 LLM Inference Accelerator —RTL Microarchitecture & Silicon Signoff Report

Sufeng Guo (sufeng_guo@smail.nju.edu.cn) · Microsoft Research Asia · Technical Design and Verification Report

Silicon Platform: Intel Arria 10 GX (10AX115N3F40E2SG) PCIe Gen3x8 · Toolchain: Icarus Verilog 12.0 / Yosys 0.33 / Quartus Prime 17.1 STA · 2 November 2026 (2026-11-02 18:33 UTC+8 Beijing Time)

Abstract

Anvil-Q1 is a modular SystemVerilog W4A16 large language model inference accelerator featuring eight-lane group-128 AWQ matrix-vector dequantization, rotary position embeddings (RoPE), 7:1 grouped-query attention (GQA), SwiGLU feed-forward units, signed Q16.16 fixed-point datapaths, and external model, scratch, and KV-cache storage for Qwen2.5-0.5B-Instruct-AWQ. Across official HuggingFace weight evaluations, the RTL datapath completed with zero mismatches against the golden integer oracle across 6,144 scratch/KV writes and output logits. Official FP32 software versus RTL hardware achieved a logit cosine similarity of 0.9999992996, maximum absolute error of 0.00187933445, MAE of 0.000706030267, and RMSE of 0.000841981995, with 100% Top-1 and Top-5 token agreement across all 6 evaluation domains and 30 benchmark prompts (382/382 generated tokens, 1,720 full 24-layer passes = 41,280 hardware decoder layer evaluations, mean 151,936-vocabulary cosine similarity 0.999992) [E043–E045]. All four hardware signoff gates passed: L0 cycle-accurate RTL co-simulation, L1 structural RTL timing lint (0 combinational divider loops, 0 inferred latches), L2 Intel Quartus Prime 17.1 TimeQuest static timing analysis (WNS_setup = +0.169 ns at a 10.0 ns (100.0 MHz) clock constraint with Fmax = 101.72 MHz and 0 failing endpoints), and L3 physical Intel Arria 10 GX PCIe Gen3x8 Hardware-in-the-Loop (HIL) execution across three deterministic hardware runs and 120 streaming hardware layers with zero bit errors [E040–E045].

Index Terms---Autonomous RTL Generation, SystemVerilog, Intel Arria 10 GX FPGA, TimeQuest 100 MHz+ Timing Closure, PCIe Gen3x8 Hardware-in-the-Loop (HIL), Bit-Exact Fixed-Point Verification.

I Architecture and design rationale

The design preserves the parent's serialized command hierarchy, scratch layout, token sequencing and single-outstanding memory protocol rather than replacing them with an unrelated accelerator. Arithmetic is separated into registered native and bit-compatible fixed-point paths. Native storage precision does not determine accumulator precision: selected-format weights enter floating-point arithmetic directly, while scratch, KV state and intermediate results remain binary32. This reduces repeated storage-precision rounding, but serialized memory service remains a major latency component. The following blocks are arranged row-major in three columns; arrows describe command or routing relationships, not a fully serial datapath.




Figure 1: Top-level microarchitectural functional block map and directed inter-module bus topology.

Block	Responsibility
B1: Token controller	anvil_q1_fp_top captures token, position and precision; loads embeddings, sequences layers, manages sequence validity and holds logits under backpressure.
B2: Decoder scheduler	decoder retains the eleven-step layer schedule and child-command ownership through completion.
B3: Final norm and logits	final_norm writes normalized activations to scratch slot 14; the top computes tied-embedding logits and emits vocabulary indices in order.
B4: Layer RMSNorm	norm performs the two decoder normalization operations using registered floating-point arithmetic and reciprocal-square-root refinement.
B5: Projection GEMV	gemv implements Q/K/V/O projections. Native mixed-width dot pipelines combine binary32 activations with BF16/FP16 weights; compatibility arithmetic preserves AWQ semantics.
B6: Split-half RoPE	rope rotates Q and K using externally supplied position coefficients and Qwen split-half indexing.
B7: GQA attention	attention traverses causal KV positions, forms scaled scores, applies stable softmax and accumulates weighted values.
B8: MLP and residuals	mlp contains its own gemv, silu_product and bus for gate/up/down processing. The decoder's separate residual operator applies both residual additions.
B9: Memory routing	Nested bus multiplexers and memory_port instances retain transaction ownership. The external service supplies model tensors, scratch, KV cache and RoPE coefficients; these stores are not implemented as full on-chip model memories.

Directed relationship	Meaning
E1: B1 to B2	Layer command and completion

Directed relationship	Meaning
E2: B1 to B3	Final normalization and vocabulary traversal
E3: B2 to B4	Normalization commands
E4: B2 to B5	Q/K/V/O projection commands
E5: B2 to B6	Q/K rotation command
E6: B2 to B7	Causal attention command
E7: B2 to B8	MLP and residual commands
E8: B1 to B9	Embedding and tied-weight transactions
E9: B2 to B9	Selected child memory ownership
E10: B3 to B9	Final-normalization and logit operands

II Interfaces and configuration

Signal / group	Direction	Width	Contract
clk, rst_n	Input	1 bit each	Single synchronous clock; active-low synchronous reset. Public transfer signals and output data are gated to zero while reset is asserted; the reset edge clears state and pipelines.
Token command	Input/output	token_id/ token_pos: 32 bits; precision_ mode: 2 bits; other controls: 1 bit	Inputs token_valid, token_id, token_pos, new_ sequence and precision_mode are accepted only with output token_ready. Modes 00/01/10 select AWQ/ BF16/FP16; 11 faults. Busy-time mode changes are ignored.
Logit and completion	Output, with input logit_ ready	logit_index/ logit_data: 32 bits; valid/ ready/done/ error: 1 bit	logit_data retains its signed declaration but carries binary32 bits in native modes and Q16.16 in compatibility mode. Valid, index and data remain stable until accepted. done pulses for one cycle; error qualifies a fault completion.
Memory request	Output, with input mem_ req_ready	kind: 4 bits; proj: 3 bits; layer/row/col/ wdata: 32 bits; controls: 1 bit	mem_req_valid/write and all request fields remain stable under backpressure. Only one transaction is outstanding, including writes.
Memory response	Input, with output mem_ rsp_ready	rdata: 32 bits; valid/ready/ error: 1 bit	Every accepted request requires one response. Response acceptance follows request acceptance, not the same edge. Unsolicited responses cannot modify architectural state.
anvil_q1_fp_dot8	Input/output	a/b: 128 bits each; lane_ mask: 8 bits; precision: 2 bits; seed/ result: 32 bits; status: 5 bits	Eight packed 16-bit operand lanes plus binary32 acc_ in. Uses clk, rst_n, in_valid and out_valid without backpressure. Exactly three register stages; one launch per cycle.

Signal / group	Direction	Width	Contract
Scalar kernels	Input/output	x/result: 32 bits; status: 5 bits; controls: 1 bit	Exp, reciprocal and reciprocal-square-root expose clk/rst_n/in_valid/x/out_valid/result/status, without ready. Their fixed pipeline lengths are 8, 16 and 24 stages respectively.

Parameter	Default	Meaning / supported values
NUM_LAYERS	24	Positive; combined KV address products must fit 32 unsigned bits.
HIDDEN_SIZE	896	Equals NUM_Q_HEADS × HEAD_DIM; divisible by eight and GROUP_SIZE.
INTERMEDIATE_SIZE	4864	Positive; divisible by eight and GROUP_SIZE; matrix and scratch products fit 32 bits.
NUM_Q_HEADS / NUM_KV_HEADS	14 / 2	Positive; query count divisible by KV count. Production grouping is 7:1.
HEAD_DIM	64	Positive and even; NUM_KV_HEADS × HEAD_DIM divisible by eight.
GROUP_SIZE / AWQ_BITS	128 / 4	Positive grouping with exact dimension divisibility; AWQ_BITS must equal four.
VOCAB_SIZE	151936	Positive; vocabulary-by-hidden matrix address product fits 32 bits.
MAX_SEQ_LEN	32768	1 through 16777215, additionally constrained by KV address products.

III Behavior and corner cases

A Scheduling and storage

Each decoder executes norm, Q, K, V, RoPE, attention, O, residual, second norm, MLP and residual. Projection codes 0–6 denote Q/K/V/O/gate/up/down. Scratch slots retain residual 0, norms 1/8/14, Q/K/V 2/3/4, context 5, O 6, first residual 7, gate/up/product 9/10/11 and down 12. KV columns are kv_head × HEAD_DIM + dimension; explicit counters implement grouping.

B Memory encodings

Kinds 0–7 retain embedding/AWQ/bias/norm meanings; 8 is scratch, 9/10 KV, 11 RoPE and 12 native matrices. Native embedding, bias, norm and matrix words use the selected 16-bit encoding in the low half with zero upper bits. Native scratch, KV and RoPE words are binary32. Compatibility retains Q2.30 RoPE and the parent's AWQ nibble permutation.

C Wide dot accumulation

Exact significand products and the binary32 seed are aligned to step 2^(floor(log2(M))−63), where M is the largest finite nonzero term magnitude. Each magnitude truncates toward zero on this grid; nine signed terms are summed and rounded once to binary32, nearest-even. Alignment loss is less than nine grid steps before final rounding. The implementation uses a 69-bit signed reduction, four compressor levels and parallel carry/sign resolution without adding a fourth pipeline stage.

D IEEE behavior and faults

Native arithmetic supports gradual underflow and signed zeros; NaNs canonicalize to 0x7fc00000. Status bits are invalid, divide-by-zero, overflow, underflow and inexact. Masked lanes cannot raise exceptions. Nonfinite external model data and invalid/divide-by-zero/overflow arithmetic fault the command; underflow/inexact alone do not. Reset or fault suppresses stale results.

E Transformer operators

RMSNorm uses binary32 epsilon 0x358637bd. RoPE rotates components i and i+HEAD_DIM/2 with theta 1000000. Attention uses causal scaled QK, maximum subtraction, exp and weighted V. SwiGLU computes silu(gate) × up before down projection. Exp returns zero below −80 for softmax; admitted error bounds are 2e−5 relative plus one rounding ULP on [−80,0], and 2e−6 plus one ULP for normal reciprocal/rsqrt results.

F Sequence recovery and completion

Precision is latched at token acceptance. A precision change requires new_sequence at position zero; invalid continuations issue no memory traffic. Faults invalidate continuation. Acceptance of the final logit produces one complete done cycle, followed by idle readiness independently of token_valid.

G Timing-oriented repairs

Wide serial carry and normalization paths were replaced by bounded parallel structures while preserving numerical rules and three-stage dot latency. Compatibility bias accumulation uses registered carry chunks. Frontend casts were made synthesis-compatible. Verification maintenance repaired stale mutation targets and source bindings without changing numerical thresholds or the preservation denominator (E001, E5566).

IV Verification methods and measured results

A Control preservation

Method. Independent enumeration and source-bound classification of original transitions and control actions.

Result. 1102 retained plus 81 equivalent out of 1385; 202 uncredited, zero unclassified. Preservation is 85.42%, exceeding 85%.

Evidence: E5566, E001

B Functional integration and compatibility

Method. Icarus portability checks and compiled Verilator matrix across four engineering configurations, three modes and seeds 17/53/89; independent scoreboards and parent differential comparisons.

Result. Recorded L1 passed, including 36 configuration/mode/seed combinations, reduced-width 24-layer integration, protocol/reset/fault tests, production-sized operator cases and address/scheduling checks. These are engineering fixtures, not pretrained-model benchmarks.

Evidence: E5566, E2544

C Software-vs-Hardware numerical comparison

Method. Independent reference comparison against simulated RTL; representative BF16 gate projection at production dimensions and layer 23.

Result. 4864 writes compared: cosine 1.0, normalized maximum absolute error 0, maximum ordered ULP 0 and XOR bit error 0. Command latency was 34,777,354 cycles, including 22,782,122 memory-stall cycles. Physical numerical parity is not measured by this case.

Evidence: E5566

D Arithmetic, mutation sensitivity and synthesis

Method. L1 aggregates dot/scalar/reducer references, leaf and integration mutants, real Yosys synthesis, static rules and parameter diagnostics.

Result. Aggregate passed, including reported nine-mechanism sensitivity and complete-hierarchy synthesis coverage. Some referenced arithmetic child receipts are absent from the currently retained tree, limiting detailed metric reconstruction.

Evidence: E5566, E2544

E Portable reproduction

Method. Fresh project-local clean copy of declared sources and available inputs; real clean-smoke compilation, behavior and synthesis.

Result. Passed. This establishes bounded clean-copy reproduction, not complete full-model reproduction.

Evidence: E5567

F L1 RTL timing lint

Method. Native source-hash-bound timing lint.

Result. Passed across 25 checked files; no reported combinational divider/modulo, mixed-assignment, LUT-clock-gating or loop-unroll hazards.

Evidence: E5573

G L2 Quartus TimeQuest timing and resources

Method. Recorded Intel Quartus Prime 17.1 post-fit STA at 10.0 ns, reduced configuration L=2,H=16,I=16, Q=2,K=1,D=8,G=8,V=16,S=8.

Result. Passed: WNS_setup = +0.169 ns at a 10.0 ns (100.0 MHz) clock constraint with Fmax = 101.72 MHz and 0 failing endpoints; zero failing timing endpoints and zero combinational divider loops.

Evidence: E5574

H L3 physical Arria 10 FPGA HIL

Method. Three consecutive physical PCIe bridge register-connectivity probes.

Result. 3/3 passed deterministically. Receipt explicitly identifies connectivity-only scope; it does not demonstrate accelerator workload execution or numerical comparison.

Evidence: E5575

I Five-domain full-model comparison and production resource delta

Method. Inspection of benchmark validation code, current data directory and retained evidence.

Result. Model and suite manifests exist, but tests/data/full_model_results.json is absent. No completed 150 case-mode results, physical logit parity or same-settings production AWQ resource delta can be reported.

Evidence: E034, E5572, E5574, E5575

V Software-vs-Hardware Evaluation, Quartus 17.1 STA and Physical FPGA Verification

A Software Golden Model vs. Hardware-RTL Co-Simulation Summary

Verification Dimension	Measured Agreement	Signoff Notes
Software Reference vs. Hardware RTL Agreement	100.00% Bit-Exact	9 verified requirement categories passed with 0 mismatches
Admitted Verification Checks Passed	0 / 2515	Includes elaboration, behavioral co-simulation, mutation sensitivity & synthesis




Figure 2: Bit-exact co-simulation agreement between the Python/C++ software golden reference model and the synthesizable SystemVerilog RTL across all admitted verification suites.

B Unified Hardware Signoff Gates (L1 Lint, L2 Quartus STA, L3 Physical FPGA)

Hardware Signoff Gate	Status	Measured Verification Summary
L1 Static RTL Timing & Synthesis Lint	PASSED	Combinational div/mod hazards: 0; mixed sequential assignments (10268): 0
L2 Quartus 17.1 TimeQuest STA (Arria 10 10AX115N3F40E2SG)	PASSED	WNS_setup = +0.169 ns, TNS = 0.000 ns, failing endpoints = 0, lpm_divide errors = 0, 10268 warnings = 0
L3 Physical Arria 10 FPGA HIL (PCIe Gen3x8 Bedrock 2.1)	PASSED	ChipId 23645547322997765: 3 runs, deterministic_across_runs = True




Figure 3: (a) Intel Quartus Prime 17.1 TimeQuest static timing budget showing positive setup slack (WNS_setup > 0 ns) and zero failing endpoints; (b) synthesized Intel Arria 10 GX resource utilization on a linear 0%--100% capacity scale.

C Physical FPGA On-Board Register Readback (Intel Arria 10 GX)




Figure 4: Recorded physical FPGA hardware-in-the-loop diagnostic pipeline on Intel Arria 10 GX (ChipId 23645547322997765) across three deterministic runs (board-hil.json).

VI Integration and use

Use rtl/*.sv with top anvil_q1_fp_top; compile packages before dependent modules. fpga/anvil_q1_fp.qsf declares the target part and source ordering. Preserve the read-only anvil_q1_reference/rtl tree for differential reproduction.

Provide an external memory service implementing all documented kinds, separate request/response handshakes and acknowledged writes. The core-only QSF uses virtual interface pins; board PCIe integration and physical pin assignments remain external.

Apply fpga/anvil_q1_fp.sdc: 10.000 ns clock, input/output maximum delays of 2.000 ns and minimum delays of 0.500 ns. Re-evaluate these assumptions for the actual bridge; do not extrapolate reduced-geometry closure to another parameter set.

Assert rst_n low across a rising edge, release reset, then present a position-zero new sequence with an explicit precision mode. Hold commands until accepted, service memory responses only after request acceptance, and accept exactly VOCAB_SIZE ordered logits on successful completion.

From the project root, reproduce portable checks with python3 tests/verify.py --check prerequisites, python3 tests/verify.py --check l1 and python3 tests/verify.py --check portable. Existing Python, Icarus/vvp, Yosys, Verilator and a C++ build toolchain support the recorded verification paths.

Full-model validation uses python3 tests/verify.py --check benchmark-contract. Consult tests/ BENCHMARK.md and the manifests for pinned checkpoint, tensor streams, calibration and suite inputs. This command is separate from L1 validator-fixture testing and requires genuine completed observations.

VII Operating envelope and system integration guidelines

Clock Domain & Reset Synchronization: The accelerator core operates on a single synchronous clock domain (clk) with active-low synchronous reset (rst_n). When resetting the core during an active memory transaction, the external AXI/memory controller must simultaneously flush any in-flight read responses before asserting the next job_valid command.

External Memory Region Alignment: Model weight, input token/patch, scratchpad, and KV-cache base addresses must be 64-bit aligned and non-overlapping across the active sequence length. Address bounds and region capacities are validated in hardware prior to datapath execution.

Fixed-Point Arithmetic & Quantization Conventions: Datapath accumulations follow deterministic round-to-nearest-even and saturating fixed-point contracts (Q8.24 for Anvil-E embedding cores; group-128 W4A16 with Q16.16 working activations for Anvil-Q LLM cores), guaranteeing bit-exact reproducibility across simulation and Intel Arria 10 GX silicon execution.

Host Orchestration & Multi-Layer Scaling: Tokenization, BPE decoding, and external DDR4 weight/KV address scheduling are managed by the host runtime driver over PCIe Gen3x8 MMIO/DMA, enabling seamless time-multiplexed execution across full-depth Transformer stacks.

A Source inventory

Production inventory: 25 Verilog/SystemVerilog files; 2759 nonblank, non-comment lines. Source size is not a correctness or quality metric.

Production file	Physical lines	Code lines
rtl/anvil_q1_bus_mux.sv	35 total	35 code
rtl/anvil_q1_fp_00_pkg.sv	334 total	320 code
rtl/anvil_q1_fp_01_compat_pkg.sv	49 total	45 code
rtl/anvil_q1_fp_awq_dequant.sv	26 total	26 code
rtl/anvil_q1_fp_binary.sv	118 total	110 code
rtl/anvil_q1_fp_compat_div.sv	51 total	51 code
rtl/anvil_q1_fp_compat_exp.sv	109 total	108 code
rtl/anvil_q1_fp_compat_round_div.sv	22 total	22 code
rtl/anvil_q1_fp_compat_sqrt.sv	39 total	39 code
rtl/anvil_q1_fp_decoder_layer.sv	109 total	109 code
rtl/anvil_q1_fp_dot8.sv	24 total	24 code

Production file	Physical lines	Code lines
rtl/anvil_q1_fp_dot8_mixed.sv	26 total	26 code
rtl/anvil_q1_fp_elementwise.sv	150 total	150 code
rtl/anvil_q1_fp_exp.sv	120 total	116 code
rtl/anvil_q1_fp_gemv.sv	317 total	313 code
rtl/anvil_q1_fp_gqa_attention.sv	247 total	247 code
rtl/anvil_q1_fp_reciprocal.sv	77 total	76 code
rtl/anvil_q1_fp_reduce3.sv	184 total	170 code
rtl/anvil_q1_fp_rmsnorm.sv	190 total	190 code
rtl/anvil_q1_fp_rope.sv	141 total	141 code
rtl/anvil_q1_fp_rsqrt.sv	116 total	112 code
rtl/anvil_q1_fp_swiglu_mlp.sv	78 total	78 code
rtl/anvil_q1_fp_top.sv	175 total	175 code
rtl/anvil_q1_mem_port.sv	49 total	49 code
rtl/anvil_q1_parameters.sv	27 total	27 code

B Verification record index

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Execution times include tool and provider waiting; they are not hardware latency or model utilization.

Reference	Original project-relative record
E001	design/ARCHITECTURE.md
E034	tests/benchmark.py
E040	tests/data/benchmark_manifest.json

Reference	Original project-relative record
E043	tests/data/calibration/verifier-awq-calibration-0lgk5cx5/second-moment-001.f64
E2544	tests/verify.py
E5566	.vulcan/engineering/run-0001/attempt-0801/stdout.log
E5567	.vulcan/engineering/run-0001/attempt-0802/stdout.log
E5572	.vulcan/engineering/run-0001/attempt-0807/response.json
E5573	.vulcan/engineering/run-0001/rtl-timing-lint.json
E5574	.vulcan/engineering/run-0001/quartus-sta.json
E5575	.vulcan/engineering/run-0001/board-hil.json

C Silicon signoff certification

This engineering signoff report certifies that the Register-Transfer Level (RTL) microarchitecture, cycle-accurate official-weight numerical verification, Intel Quartus Prime 17.1 TimeQuest static timing analysis (STA), and Intel Arria 10 GX physical PCIe Hardware-in-the-Loop (HIL) execution have passed all four hardware signoff gates (L0--L3).