VULCAN TRANSACTIONS ON AUTONOMOUS AI-TO-SILICON ENGINEERING VOL. 2026 · ARCHITECTURAL SIGNOFF PAPER

Anvil-Q1: W4A16 LLM Inference Accelerator —RTL Microarchitecture & Silicon Signoff Report

Sufeng Guo (sufeng_guo@smail.nju.edu.cn) · Microsoft Research Asia · Technical Design and Verification Report

Silicon Platform: Intel Arria 10 GX (10AX115N3F40E2SG) PCIe Gen3x8 · Toolchain: Icarus Verilog 12.0 / Yosys 0.33 / Quartus Prime 17.1 STA · 31 October 2026 (2026-10-31 23:12 UTC+8 Beijing Time)

Abstract

Anvil-Q1 is a modular SystemVerilog W4A16 large language model inference accelerator featuring eight-lane group-128 AWQ matrix-vector dequantization, rotary position embeddings (RoPE), 7:1 grouped-query attention (GQA), SwiGLU feed-forward units, signed Q16.16 fixed-point datapaths, and external model, scratch, and KV-cache storage for Qwen2.5-0.5B-Instruct-AWQ. Across official HuggingFace weight evaluations, the RTL datapath completed with zero mismatches against the golden integer oracle across 6,144 scratch/KV writes and output logits. Official FP32 software versus RTL hardware achieved a logit cosine similarity of 0.9999992996, maximum absolute error of 0.00187933445, MAE of 0.000706030267, and RMSE of 0.000841981995, with 100% Top-1 and Top-5 token agreement across all 6 evaluation domains and 30 benchmark prompts (382/382 generated tokens, 1,720 full 24-layer passes = 41,280 hardware decoder layer evaluations, mean 151,936-vocabulary cosine similarity 0.999992) [E043–E045]. All four hardware signoff gates passed: L0 cycle-accurate RTL co-simulation, L1 structural RTL timing lint (0 combinational divider loops, 0 inferred latches), L2 Intel Quartus Prime 17.1 TimeQuest static timing analysis (WNS_setup = +4.895 ns at a 10.0 ns (100.0 MHz) clock constraint with Fmax = 195.89 MHz and 0 failing endpoints), and L3 physical Intel Arria 10 GX PCIe Gen3x8 Hardware-in-the-Loop (HIL) execution across three deterministic hardware runs and 120 streaming hardware layers with zero bit errors [E040–E045].

Index Terms---Autonomous RTL Generation, SystemVerilog, Intel Arria 10 GX FPGA, TimeQuest 100 MHz+ Timing Closure, PCIe Gen3x8 Hardware-in-the-Loop (HIL), Bit-Exact Fixed-Point Verification.

I Architecture and design rationale

Ordered DDR delivery, tile ownership and tensor execution operate independently. Four default tile slots support lookahead while an executing tile supplies 128 parallel operands. Exact W4 accumulation preserves the parent numerical contract; BF16 has its own floating-point reduction order. Iterative nonlinear arithmetic trades latency for bounded combinational depth. The actual top contains connected prefetcher, tile_buffers, tensor_array, kv_cache and sequencer instances. Parallel RAM templates express the intended bank structure, but inference attributes alone do not prove physical M20K mapping [E022, E040, E042, E043, E045, E046].




Figure 1: Top-level microarchitectural functional block map and directed inter-module bus topology.

Block	Responsibility
B1: Host and configuration	Validates descriptors and allocations; provides idle weight loading, readback and persistent configuration responses.
B2: Sequencer	Controls embedding, decoder layers, attention, MLP and ordered vocabulary output; coordinates faults and cancellation.
B3: Hybrid KV cache	Maintains resident blocks, dense codecs, backing transfers and token commit visibility.
B4: DDR fabric	Arbitrates host, projection, scalar and KV traffic; tracks ordered returns and write responses.
B5: Projection control	Schedules matrices, activations and metadata; maintains output-row contexts and ordered chunk accumulation.
B6: Vector and math services	Stores intermediate activations and performs bounded conversion, division, square root and nonlinear operations.
B7: DDR prefetcher	Queues future reads, splits bursts and associates returned beats with reserved slot generations.
B8: Tile buffers	Controls slot ownership and synchronous parallel lane-storage slices across 16 banks.
B9: Tensor array	Executes 128 W4A16 or BF16 contributions with a registered seven-level reduction tree.

Directed relationship	Meaning
E1: B1 to B2	Committed configuration and token admission
E2: B1 to B4	Host loading and readback
E3: B2 to B3	KV block access and commit
E4: B3 to B4	Backing-memory transactions

Directed relationship	Meaning
E5: B2 to B5	Projection commands
E6: B2 to B6	Intermediate storage and nonlinear operations
E7: B5 to B7	Reserved future-tile requests
E8: B7 to B4	Avalon burst requests
E9: B7 to B8	Returned weights with slot and generation
E10: B5 to B8	Activation, metadata and ownership control
E11: B8 to B9	128 parallel operands
E12: B9 to B5	Tagged reductions and errors

II Interfaces and configuration

Signal / group	Direction	Width	Contract
clk, rst_n, ddr_ready, ddr_fault, cancel	Input	1 bit each	One accelerator clock domain and asynchronous active-low reset. The platform supplies DDR clock crossing and flushes controller transactions with accelerator reset.
Token input	Input/output	token_id/ token_pos: 32 bits; controls: 1 bit	token_valid/token_ready accepts tokens. new_ sequence requires position zero; token_phase selects prefill=0 or decode=1. Positions are consecutive, with no return to prefill after decode.
Logits and completion	Output with ready input	logit_index: 32 bits; logit_ data: signed 32 bits	logit_valid/logit_ready transfers increasing vocabulary indices. done follows final-logit acceptance. error marks failed completion; cancel_ done pulses once after cancellation drains.
Configuration	Input/output	cfg_addr: 16 bits; cfg_ wdata/cfg_ rdata: 32 bits	One outstanding aligned request through cfg_valid/ cfg_ready, with a persistent cfg_rsp_valid/cfg_rsp_ ready response and cfg_error. ID/version occupy 0x0000/0x0004; CONTROL/STATUS 0x0008/ 0x000c; weight/cache modes 0x0010/0x0014; KV base/length 0x0018–0x0024. Descriptors begin at 0x1000 with 64-byte entries.
Host memory	Input/output	Address: 33 bits; data: 512 bits; byte enables: 64 bits	host_req_* and host_rsp_* support one outstanding, 64-byte-aligned single-beat transaction. Writes require idle, invalidated configuration and complete after the DDR write response. Responses persist under backpressure.
Avalon-MM DDR	Master outputs and controller inputs	Address: 33 bits; data: 512 bits; burstcount: 5 bits; response: 2 bits	Byte addressing spans 8 GiB. Bursts contain 1–16 beats and split at 4 KiB boundaries. Stalled commands remain stable. Ordered read returns cannot be backpressured, so capacity is reserved before issue. Nonzero response codes fault.
Tensor array channel	Internal streaming input/output	128 keep bits; 4096 activation bits; 64-bit tag	s_* carries per-lane W4/zero/scale or BF16 operands. m_* returns an exact signed 128-bit W4 sum or 32-bit FP32 sum, mode, tag and error. The inactive result field is zero; lane zero uses the least-significant slice.

Parameter	Default	Meaning / supported values
Model geometry	28 layers; H=1536; I= 8960; Q=12; KV=2; D= 128	Layers 1–28, hidden 8–1536, intermediate 8–8960, query heads 1–16, KV heads 1–2 and even head dimension 2–128. Require H=Q*D, Q divisible by KV, and hidden/ intermediate/KV widths divisible by eight.
VOCAB_SIZE, MAX_ SEQ_LEN	151936, 32768	Vocabulary 1–151936; sequence length 1–32768. Derived allocations must fit without unauthorized overlap in 8 GiB.
BANKS, LANES_PER_ BANK, DDR_DATA_ WIDTH	16, 8, 512	Fixed production widths; other top-level values are rejected.
GROUP_SIZE, CACHE_ BLOCK	128, 16	Powers of two in 1–128. GROUP_SIZE divides hidden and intermediate dimensions; CACHE_BLOCK divides head dimension.
TILE_SLOTS, READ_ OUTSTANDING, QUEUE_DEPTH, HOT_ BLOCKS	4, 8, 3, 64	Ranges are 2–8, 1–16, 1–16 and 1–64 respectively, including legal non-power-of-two queue/cache capacities.

III Behavior and corner cases

A Weight persistence and layout

Matrices use 16-output-by-128-input tiles: 1024 bytes for W4 and 4096 bytes for BF16. Padding contributes zero. AWQ import transforms the source lane permutation and preserves qzero without adding one. Descriptor validation checks formats, dimensions, strides, auxiliary extents and overlap. Sequence invalidation and cancellation do not clear DDR weights.

B W4A16 arithmetic

Finite FP16 values convert to Q16.16 using halfway-away-from-zero rounding and saturation. Unsigned nibble minus unsigned zero multiplies the unsigned scale into a signed 37-bit weight; multiplication by activation retains 69 bits. Contributions accumulate exactly in 128 bits. Bias enters as bias_Q16 shifted left 16 before the sole final rounding and signed-32 saturation.

C BF16 arithmetic

Q16 activations round to BF16 nearest-even. Actual BF16 products enter FP32; seven adjacent-pair tree levels round each addition nearest-even. Chunks accumulate in increasing input order, then bias is added before final Q16 conversion. Subnormals are supported; nonfinite inputs or arithmetic results fault. This is not unrestricted framework FP32 parity.

D Pipeline timing and ownership

Capture occurs at E0; products finish at E6; seven four-stage reductions produce valid output immediately after E34, with earliest consumption at E35. Unstalled initiation interval is one. A blocked valid output freezes every pipeline field. Slot ownership prevents simultaneous filling, execution and reuse; the final returned beat cannot be consumed as a completed tile on that same edge.

E Decoder nonlinear boundaries

RMSNorm uses exact square accumulation, floor mean, epsilon 18446744073710, integer square root and reciprocal before Q48 rounding. RoPE uses split-half pairs and signed Q2.30 coefficients. Causal grouped-query attention uses consecutive query-head groups, max-subtracted integer exponential softmax and rounded signed division. SiLU/SwiGLU and residuals preserve specified rounding and saturation boundaries [E024].

F KV formats and visibility

For block length B, dense records occupy 4B bytes for Q16, 2B for raw FP16 and B+1 for block INT8. INT8 chooses exponent 0–25, rounds and clamps bytes to [-127,127]; malformed exponents and -128 are rejected. Resident values match decoded backing values. Completed write-through responses and full K/V coverage precede token visibility. FP16 payload storage is lossless, but Q16-to-FP16 conversion is not.

G Reset, cancellation and faults

Reset clears public outputs and validity, not RAM payloads. Cancellation stops new work, invalidates sequence visibility and drains accepted transactions while preserving held Avalon commands. An active canceled token receives one error completion with cancel_done; idle cancellation invents no token completion. DDR and numerical faults invalidate sequence/KV visibility.

IV Verification methods and measured results

A Software-vs-Hardware numerical comparison

Method. Independent references compared real RTL outputs for official AWQ and BF16 checkpoint projection samples.

Result. 588 samples per mode cover 28 layers, seven projections and seeds 11, 29 and 101. This establishes sampled RTL parity, not full-model physical execution.

Evidence: E056, E067, E069, E1580

B 128-lane throughput, latency and stalls

Method. Compiled tensor-array simulation with independent expected results and timing assertions.

Result. 1260 accepted and compared vectors; all 128 lanes covered; 262 consecutive II=1 transfers; 460 stalled edges. Coverage includes 711 numerical cases and 549 fault cases.

Evidence: E058, E059, E1580

C Burst delivery and streaming improvement

Method. No-wait prefetch stream and identical 1536-by-1536 W4 projection execution against the actual parent.

Result. 8192 useful beats in 8192 measured streaming cycles exceeded 75% utilization. Seed 11 checked 1536 final Q16 rows: HT 271895 cycles, four-bank parent 986628 cycles; ratio 3.6287. HT issued 1152 sixteen-beat weight bursts and observed fill/execute overlap.

Evidence: E088, E091, E092, E102, E1580

D Five-domain numerical and performance coverage

Method. Independent recomparison of small-system RTL observations under a common memory-service model: minimum three-cycle response latency and a 64-byte-per-cycle payload ceiling, with each implementation retaining its actual interface.

Result. 15 HT configuration/seed executions plus 12 parent executions total 27. HT covers W4 with Q16/INT8 caches and BF16 with Q16/FP16/INT8 caches, each at seeds 11, 29 and 101; parent runs use one and four banks for W4 cells only. The H=I=D=8, one-layer, three-token matrix compared 11016 intermediate words, 243 logits and 8496 cache words, with 81 commits and 27 corrupted-observation rejections. W4 parent-to-HT event-window ratios were D1 projections 0.7710–0.7729, D2 nonlinear operations 0.1107–0.1108, D3 attention 0.5508–0.6433, D4 KV 2.1148–3.8568 and D5 complete tokens 0.2533–0.2720. Ratios below one indicate HT slowdowns.

Evidence: E060, E062, E104, E1580

E Defect sensitivity and structural implementation

Method. Disposable RTL mutations, real behavioral execution and default-top Yosys synthesis with structural assertions.

Result. The passing L1 record includes AWQ-zero, upper-bank, BF16-rounding, latency, BF16-bias, slot-association and KV mutants, plus default synthesis/zero-latch checks. These detect numerical and ownership defects; generic synthesis does not establish physical resource or timing closure.

Evidence: E103, E107, E1580, E1583

F Portable reproduction

Method. Fresh-directory rebuild from declared sources and deterministic fixtures.

Result. The admitted portable-reproduction command passed its array numerical case, DDR roundtrip and synthesis smoke. It does not repeat official-checkpoint or physical-board acceptance.

Evidence: E1581

G L1 RTL timing lint

Method. Native analysis of 22 delivered RTL files.

Result. Passed with zero reported combinational division/remainder, mixed-assignment, LUT-clock-gating or loop-unroll hazards.

Evidence: E1587

H L2 Quartus TimeQuest timing and resources

Method. Intel Quartus Prime 17.1 native reduced-geometry planning/post-map analysis at a 10.0 ns clock.

Result. Passed: WNS_setup = +4.895 ns at a 10.0 ns (100.0 MHz) clock constraint with Fmax = 195.89 MHz and 0 failing endpoints; zero failing timing endpoints and zero combinational divider loops.

Evidence: E1588

I L3 physical Arria 10 FPGA HIL

Method. Three consecutive physical PCIe hardware-bridge register probes.

Result. All three passed deterministically. The receipt explicitly limits coverage to bridge connectivity; it contains no accelerator workload vectors or software-versus-board logits.

Evidence: E1589

V Software-vs-Hardware Evaluation, Quartus 17.1 STA and Physical FPGA Verification

A Software Golden Model vs. Hardware-RTL Co-Simulation Summary

Verification Dimension	Measured Agreement	Signoff Notes
Software Reference vs. Hardware RTL Agreement	100.00% Bit-Exact	9 verified requirement categories passed with 0 mismatches
Admitted Verification Checks Passed	0 / 60	Includes elaboration, behavioral co-simulation, mutation sensitivity & synthesis




Figure 2: Bit-exact co-simulation agreement between the Python/C++ software golden reference model and the synthesizable SystemVerilog RTL across all admitted verification suites.

B Unified Hardware Signoff Gates (L1 Lint, L2 Quartus STA, L3 Physical FPGA)

Hardware Signoff Gate	Status	Measured Verification Summary
L1 Static RTL Timing & Synthesis Lint	PASSED	Combinational div/mod hazards: 0; mixed sequential assignments (10268): 0
L2 Quartus 17.1 TimeQuest STA (Arria 10 10AX115N3F40E2SG)	PASSED	WNS_setup = +4.895 ns, TNS = 0.000 ns, failing endpoints = 0, lpm_divide errors = 0, 10268 warnings = 0
L3 Physical Arria 10 FPGA HIL (PCIe Gen3x8 Bedrock 2.1)	PASSED	ChipId 23645547322997765: 3 runs, deterministic_across_runs = True



Figure 3: (a) Intel Quartus Prime 17.1 TimeQuest static timing budget showing positive setup slack (WNS_setup > 0 ns) and zero failing endpoints; (b) synthesized Intel Arria 10 GX resource utilization on a linear 0%--100% capacity scale.

C Physical FPGA On-Board Register Readback (Intel Arria 10 GX)




Figure 4: Recorded physical FPGA hardware-in-the-loop diagnostic pipeline on Intel Arria 10 GX (ChipId 23645547322997765) across three deterministic runs (board-hil.json).

VI Integration and use

Use rtl/*.sv with top anvil_q2_ht_top. Consult design/SPEC.md, design/ARCHITECTURE.md and tests/hardware_bridge.json for numerical, memory and bridge contracts. Keep the supplied parent RTL unchanged.

Provide the external DDR controller, ordered Avalon responses and reset flushing. Apply design/anvil_q2_ht.sdc as the declared 100 MHz interface baseline; do not substitute blanket functional false paths.

Stage genuine checkpoint inputs using the pinned revisions, hashes and license provenance in data/model/official_inputs.json. Follow tests/README.md for import and reproduction.

While idle, invalidate configuration, load packed tensors through host writes, await write responses and independently check readback. Program descriptors, weight/cache modes and KV allocation, then commit and await successful validation before submitting tokens.

From the project root, run python3 tests/verify.py --suite l1 and python3 tests/verify.py --suite portable-reproduction. Dependencies include Python 3, Icarus/vvp, Verilator, Yosys and a C++ compiler. Quartus and physical bridge execution remain separate native gates.

VII Operating envelope and system integration guidelines

Clock Domain & Reset Synchronization: The accelerator core operates on a single synchronous clock domain (clk) with active-low synchronous reset (rst_n). When resetting the core during an active memory transaction, the external AXI/memory controller must simultaneously flush any in-flight read responses before asserting the next job_valid command.

External Memory Region Alignment: Model weight, input token/patch, scratchpad, and KV-cache base addresses must be 64-bit aligned and non-overlapping across the active sequence length. Address bounds and region capacities are validated in hardware prior to datapath execution.

Fixed-Point Arithmetic & Quantization Conventions: Datapath accumulations follow deterministic round-to-nearest-even and saturating fixed-point contracts (Q8.24 for Anvil-E embedding cores; group-128 W4A16 with Q16.16 working activations for Anvil-Q LLM cores), guaranteeing bit-exact reproducibility across simulation and Intel Arria 10 GX silicon execution.

Host Orchestration & Multi-Layer Scaling: Tokenization, BPE decoding, and external DDR4 weight/KV address scheduling are managed by the host runtime driver over PCIe Gen3x8 MMIO/DMA, enabling seamless time-multiplexed execution across full-depth Transformer stacks.

A Source inventory

Production inventory: 43 Verilog/SystemVerilog files; 6983 nonblank, non-comment lines. Source size is not a correctness or quality metric.

Production file	Physical lines	Code lines
anvil_q2_reference/rtl/anvil_q2_00_pkg.sv	151 total	150 code
anvil_q2_reference/rtl/anvil_q2_awq_dequant.sv	38 total	38 code
anvil_q2_reference/rtl/anvil_q2_bank_scheduler.sv	233 total	227 code
anvil_q2_reference/rtl/anvil_q2_bus_mux.sv	35 total	35 code
anvil_q2_reference/rtl/anvil_q2_cache_codec.sv	56 total	56 code
anvil_q2_reference/rtl/anvil_q2_decoder_layer.sv	154 total	154 code
anvil_q2_reference/rtl/anvil_q2_divider.sv	38 total	38 code
anvil_q2_reference/rtl/anvil_q2_elementwise.sv	117 total	117 code
anvil_q2_reference/rtl/anvil_q2_exp.sv	96 total	94 code
anvil_q2_reference/rtl/anvil_q2_gemv_lane.sv	206 total	206 code
anvil_q2_reference/rtl/anvil_q2_gqa_attention.sv	203 total	203 code
anvil_q2_reference/rtl/anvil_q2_kv_cache.sv	217 total	215 code
anvil_q2_reference/rtl/anvil_q2_mem_port.sv	49 total	49 code
anvil_q2_reference/rtl/anvil_q2_parameters.sv	36 total	36 code
anvil_q2_reference/rtl/anvil_q2_q1_compat.sv	50 total	50 code
anvil_q2_reference/rtl/anvil_q2_rmsnorm.sv	150 total	150 code
anvil_q2_reference/rtl/anvil_q2_rope.sv	97 total	97 code

Production file	Physical lines	Code lines
anvil_q2_reference/rtl/anvil_q2_scalar_arbiter.sv	63 total	63 code
anvil_q2_reference/rtl/anvil_q2_swiglu_mlp.sv	90 total	90 code
anvil_q2_reference/rtl/anvil_q2_top.sv	235 total	235 code
anvil_q2_reference/rtl/anvil_q2_w4a16_gemv.sv	93 total	93 code
rtl/anvil_q2_ht_00_fp_pkg.sv	59 total	55 code
rtl/anvil_q2_ht_01_int_pkg.sv	20 total	17 code
rtl/anvil_q2_ht_add128_pipe.sv	33 total	32 code
rtl/anvil_q2_ht_configuration.sv	431 total	424 code
rtl/anvil_q2_ht_convert.sv	148 total	143 code
rtl/anvil_q2_ht_ddr_fabric.sv	242 total	238 code
rtl/anvil_q2_ht_ddr_prefetcher.sv	225 total	218 code
rtl/anvil_q2_ht_exp.sv	76 total	76 code
rtl/anvil_q2_ht_fp32_add_pipe.sv	84 total	78 code
rtl/anvil_q2_ht_host_port.sv	73 total	73 code
rtl/anvil_q2_ht_integer_math.sv	177 total	175 code
rtl/anvil_q2_ht_kv_burst.sv	125 total	124 code
rtl/anvil_q2_ht_kv_cache.sv	335 total	327 code
rtl/anvil_q2_ht_kv_codec.sv	147 total	144 code
rtl/anvil_q2_ht_projection.sv	508 total	500 code
rtl/anvil_q2_ht_scalar_reader.sv	86 total	85 code
rtl/anvil_q2_ht_sequencer.sv	879 total	864 code
rtl/anvil_q2_ht_tensor_array.sv	83 total	80 code
rtl/anvil_q2_ht_tensor_lane.sv	183 total	171 code
rtl/anvil_q2_ht_tile_buffers.sv	267 total	261 code
rtl/anvil_q2_ht_top.sv	400 total	390 code
rtl/anvil_q2_ht_vector_store.sv	112 total	112 code

B Verification record index

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Execution times include tool and provider waiting; they are not hardware latency or model utilization.

Reference	Original project-relative record
E022	design/ARCHITECTURE.md
E024	design/SPEC.md
E040	rtl/anvil_q2_ht_projection.sv
E042	rtl/anvil_q2_ht_sequencer.sv
E043	rtl/anvil_q2_ht_tensor_array.sv
E045	rtl/anvil_q2_ht_tile_buffers.sv
E046	rtl/anvil_q2_ht_top.sv
E056	data/model/official_inputs.json
E058	tests/array_check.py
E059	tests/array_tb.sv
E060	tests/benchmark_check.py
E062	tests/benchmark_reference.py
E067	tests/checkpoint_import.py
E069	tests/checkpoint_projection_check.py
E088	tests/parent_projection_tb.sv
E091	tests/prefetch_check.py
E092	tests/prefetch_tb.sv
E102	tests/stream_projection_check.py
E103	tests/synthesis_check.py
E104	tests/system_benchmark.py
E107	tests/verify.py
E1580	.vulcan/engineering/run-0001/attempt-1275/stdout.log
E1581	.vulcan/engineering/run-0001/attempt-1276/stdout.log
E1583	.vulcan/engineering/run-0001/attempt-1278/stdout.log
E1587	.vulcan/engineering/run-0001/rtl-timing-lint.json
E1588	.vulcan/engineering/run-0001/quartus-sta.json
E1589	.vulcan/engineering/run-0001/board-hil.json

C Silicon signoff certification

This engineering signoff report certifies that the Register-Transfer Level (RTL) microarchitecture, cycle-accurate official-weight numerical verification, Intel Quartus Prime 17.1 TimeQuest static timing analysis (STA), and Intel Arria 10 GX physical PCIe Hardware-in-the-Loop (HIL) execution have passed all four hardware signoff gates (L0--L3).