VULCAN TRANSACTIONS ON AUTONOMOUS AI-TO-SILICON ENGINEERING VOL. 2026 · ARCHITECTURAL SIGNOFF PAPER

BELLOWS-L3 Four-Channel Compression and Scatter-Gather DMA Subsystem

Sufeng Guo (sufeng_guo@smail.nju.edu.cn) · Microsoft Research Asia · Technical Design and Verification Report

Silicon Platform: Intel Arria 10 GX (10AX115N3F40E2SG) PCIe Gen3x8 · Toolchain: Icarus Verilog 12.0 / Yosys 0.33 / Quartus Prime 17.1 STA · 30 October 2026 (2026-10-30 01:05 UTC+8 Beijing Time)

Abstract

BELLOWS-L3 provides four independent LZ4 compression/decompression contexts, descriptor-driven byte DMA, and optional XXH32 or CRC32 content checksums. The synthesizable top, bellows_l3_top, preserve s standalone BELLOWS-L1/L2 interfaces while supporting interleaved channel progress. Software-vs-Hard ware numerical comparison passed for simulated RTL against an independent Python reference. All 24 conf iguration/seed combinations completed 48 compared frames and 12 additional DMA round-trip frames, incl uding successful 65536-byte compression and decompression. These are simulation measurements, distinct from physical-board diagnostics [E166]. L1 RTL timing lint passed without reported hazards. L2 Intel Quar tus Prime 17.1 TimeQuest post-fit STA passed at a 10.0 ns clock period with WNS_setup=+2.133 ns and hold slack=+0.045 ns. L3 physical Arria 10 FPGA HIL passed three consecutive deterministic runs; the reta ined results establish bridge/register diagnostics rather than a separate physical content-parity dataset [E171–E173].

Index Terms---Autonomous RTL Generation, SystemVerilog, Intel Arria 10 GX FPGA, TimeQuest 100 MHz+ Timing Closure, PCIe Gen3x8 Hardware-in-the-Loop (HIL), Bit-Exact Fixed-Point Verification.

I Architecture and design rationale

Four replicated contexts isolate descriptors, codec history, checksum state and completion accounting without imposing a whole-frame serialization lock. Independent read, write and completion arbiters share external inte rfaces while preserving ownership through stalls and response retirement. Replication increases storage; byte-wide DMA and one outstanding transaction per direction simplify ordering and recovery. Large payload/hist ory arrays use synchronous memory processes without wholesale reset; explicit validity state controls their visi bility. Blocks are arranged row-major in three columns [E001, E003–E015].




Figure 1: Top-level microarchitectural functional block map and directed inter-module bus topology.

Block	Responsibility
B1: Command and SG boun dary	Routes command and descriptor handshakes to the selected channel and exposes lane-specific availability.

Block	Responsibility
B2: Four lane contexts	lanes[0..3].context retain independent command fields, SG lists, counters, input/outp ut slots and frame-control state.
B3: Round-robin scheduler	scheduler contains independent registered read, write and completion arbiters. Pres ented selections remain locked through stalls.
B4: Replicated LZ4 codecs	Each context contains codec:bellows_l2_top, retaining compressor matching/emis sion and decoder history/output hierarchy.
B5: Replicated checksums	Each context contains checksum:bellows_l3_checksum, using sequential CRC steps and registered XXH32 arithmetic.
B6: Shared DMA boundary	dma:bellows_l3_sg_dma tracks one outstanding read and one outstanding write inde pendently and routes ordered responses to captured owners.

Directed relationship	Meaning
E1: B1 to B2	Accepted commands and descriptors
E2: B2 to B4	Payload input and codec control
E3: B4 to B2	Encoded/decoded bytes and codec status
E4: B2 to B5	Accepted content bytes and finalization
E5: B5 to B2	Computed content checksum
E6: B2 to B3	Eligible requests and completion payloads
E7: B3 to B2	Reservations and completion retirement
E8: B3 to B6	Registered requests with channel ownership
E9: B6 to B2	Read responses and write acknowledgments

II Interfaces and configuration

Signal / group	Direction	Width	Contract
clk, rst_n	Input	1 bit each	Single rising-edge clock and asynchronous active-low control reset. Every public output is zero during reset. The external bridge must discard pre-reset transact ions.
Command	Input payload/ valid; output ready	cmd_valid, cmd_ready, cmd_deco mpress: 1; cmd_channel, cmd_chec ksum_mode: 2; cmd_id: 16; cmd_src_ bytes, cmd_ dst_capacity: 32; cmd_src_ segments, cmd_dst_ segments: 5	Fields snapshot only on cmd_valid && cmd_ready. Direction 0 compresses; 1 decompresses. Checksum modes are 0 none, 1 XXH32, 2 CRC32; 3 is invalid. A channel remains busy until its completion transfers.

Signal / group	Direction	Width	Contract
Scatter-gather descript ors	Input payload/ valid; output ready	sg_valid, sg_ ready, sg_dest ination: 1; sg_ channel: 2; sg_addr: 64; sg_bytes: 32	sg_destination selects source=0 or destination=1. Acceptance order defines concatenation within each channel/direction. All declared descriptors must arrive and validate before DMA begins.
DMA read	Output requ est/input read y; input resp onse/output ready	rd_req_valid, rd_req_ready, rd_rsp_valid, rd_rsp_ready, rd_rsp_error: 1; rd_req_ channel: 2; rd_req_addr: 64; rd_rsp_ data: 8	Each accepted request reads one byte. At most one read is globally outstanding. Responses are ordered and untagged, exactly one per accepted request, no earlier than the following edge.
DMA write	Output requ est/input read y; input ackn owledgment/ output ready	wr_req_valid, wr_req_ready, wr_rsp_valid, wr_rsp_ready, wr_rsp_error: 1; wr_req_ channel: 2; wr_req_addr: 64; wr_req_ data: 8	Each accepted request writes one byte. At most one write is globally outstanding, independently of reads. Completion accounting advances on successful ackn owledgments, not request presentation.
Completion	Output payl oad/valid; input ready	status_valid, status_ready, err_chec ksum_mism atch: 1; stat us_channel: 2; status_id: 16; status_error: 4; status_src_ bytes, status_ dst_bytes, stat us_checksum: 32	Exactly one completion is produced per non-rese t-aborted command. Counts report consumed read responses and successful write acknowledgments. err_ checksum_mismatch equals status_valid && status_ error==7. Valid payloads remain stable through stalls. All interface fields are unsigned [E002, E015].

Parameter	Default	Meaning / supported values
MAX_BLOCK_BYTES	65536	Integer 1..65536 inclusive; bounds compression input and successful L3 decoded content. Standalone parent deco ding retains unbounded-output behavior.
SG_DEPTH	16	Integer 1..16 inclusive, including non-powers of two. Boun ds each source/destination descriptor list per lane. Four channels are fixed, not parameterized. Illegal parameter values use diagnostic-safe storage and issue PARAMETER ERROR at simulation startup [E015, E167].

III Behavior and corner cases

A Descriptor validation

Segments require positive lengths and nonoverflowing inclusive 64-bit address ranges. Widened source and destination sums must exactly equal command lengths. Destination capacity/count are nonzero; source count is zero exactly for zero-length compression. Counts cannot exceed SG_DEPTH. Compression source length is at most MAX_BLOCK_BYTES. Decompression source length ranges from one payload byte plus trailer thro ugh 2*MAX_BLOCK_BYTES+20. Invalid commands accept no descriptors; invalid lists consume remaining declared descriptors before completing without DMA. Unaligned segments are supported; boundaries insert no bytes or codec resets.

B Framing and compatibility

A frame is one independent raw LZ4 block followed, when enabled, by four little-endian checksum bytes. It is not the standard LZ4 Frame header format. Empty compression emits token 00 and its optional trailer; empt y decoding produces no writes. No dictionary survives a frame. Compression retains genuine matches. Parent standalone roundtrip_enable, keep handling, overlap copies, extensions and history-wrap behavior remain avai lable; L3 ties roundtrip_enable low [E001–E010].

C Exact checksum arithmetic

Checksums cover uncompressed content once per accepted logical byte. XXH32 uses seed zero, little-endian words, modulo-2^32 arithmetic, logical shifts and hexadecimal primes P1=9E3779B1, P2=85EBCA77, P3= C2B2AE3D, P4=27D4EB2F, P5=165667B1. Stripe lanes start at P1+P2, P2, 0, -P1 and update as rotl(v+word* P2,13)*P1. Rotations 1,7,12,18 combine lanes without an XXH64 merge round; short inputs start at P5. After adding length, tail words use rotl(h+word*P3,17)*P4 and bytes use rotl(h+byte*P5,11)*P1. Avalanche applies xor-shift15, multiply P2, xor-shift13, multiply P3, xor-shift16. CRC-32/ISO-HDLC initializes FFFFFFFF, uses reflected polynomial EDB88320 and final XOR FFFFFFFF. Known answers are XXH32(empty)=02CC5D05, XXH32(abc)=32D153FF and CRC32(123456789)=CBF43926. Mode none reports zero [E002, E011, E018].

D Registered scheduling

Commands accepted at E0 first permit descriptors at E1. A final descriptor at Ek enters VALIDATE; Ek+1 ente rs ARM, Ek+2 enters RUN, and the shared request slot can load at Ek+3. Read responses enter a lane holding register before codec transfer. Codec output captured at Ec can load the shared write register at Ec+1 and firs t transfer at Ec+2. Completion uses settlement and shared-status registers after final acknowledgment/internal finish. Continuously eligible lanes receive service within four accepted grants; external stalls extend latency.

E Checksum execution latency

CRC performs eight bit-update edges per byte; successive byte acceptance is at least nine edges apart. XXH32 processes each complete stripe in 20 arithmetic/storage edges, accepting the next byte no earlier than edge 21 after stripe-completing acceptance. After accepted finish F, XXH32 produces its result at F+7+6W+6B for shor t inputs or F+10+6W+6B after stripes, where W and B are remaining words and bytes. These local schedules do not establish fixed frame latency [E001].

F Errors and recovery

Codes are 0 success, 1 malformed/truncated boundary or missing trailer, 2 zero offset, 3 unavailable history, 4 length overflow, 5 block limit, 6 parent invalid keep, 7 checksum mismatch, 8 command/descriptor error, 9 capa city exhaustion and 10 DMA error. The first detected processing error is retained. New lane transactions stop while already presented/accepted bus work settles. Enabled modes report the computed checksum, including on mismatch. Decoded writes are untrusted until successful completion; no rollback is provided.

G Reset and channel reuse

Reset aborts contexts and clears pending requests, ownership and status without clearing large memories. The bridge must reset/drain concurrently and must not return stale responses. Reset takes precedence over handshak es. A channel remains busy through completion retirement and accepts its next command on a later edge [E002] .

IV Verification methods and measured results

A Software-vs-Hardware numerical comparison

Method. Compiled Verilator RTL against independent Python LZ4 parsing/block generation, canonical XXH3 2 and zlib CRC32, with public DMA byte/address/completion scoreboards.

Result. 24/24 runs passed: (MAX_BLOCK_BYTES,SG_DEPTH)=(1,1),(3,3),(15,1),(16,3),(255,16),(256,3) ,(4096,16),(65536,16), each at seeds 17,89,2027. Each compared 48 frames across all 24 channel/direction/ mode combinations, plus 12 simulated DMA round-trip frames: 1152 matrix frames and 288 additional roun d-trip frames. Per-run results are indexed by evidence/l1/matrix/20261029T161250Z-matrix-eed48dc3/matr ix-ledger.json.

Evidence: E018, E166

B Backpressure, isolation and error recovery

Method. Measured public-interface coverage, directed malformed/descriptor/DMA/capacity cases, reset prob es and dedicated scheduler/error-settlement experiments.

Result. Recorded 26061 channel switches, four-active-context coverage, at least 17-cycle read/write/status stal ls, and 24 occurrences of each reset phase. Scheduler testing recorded at least 64 all-eligible switches and four-grant fairness. Four error-settlement scenarios passed with zero violations. The stalled-completion probe was repaired to preserve its readiness precondition without changing expected behavior.

Evidence: E165, E166, E170

C Checksum corruption detection

Method. Otherwise-valid frames with all 32 individual trailer-bit flips, a two-bit trailer corruption crossing an SG boundary, and a body corruption that preserves a decodable block.

Result. Each of four channels and both enabled algorithms detected 33 trailer-corruption cases plus one body-corruption case: 264 trailer cases and eight body cases overall, totaling 272 mismatch detections. All 32 chec ksum bits and a segment-boundary corruption were exercised per channel/algorithm, exceeding the required eight trailer-corruption detections.

Evidence: E166

D Parent compatibility and simulator portability

Method. Compact Icarus/vvp L3 and parent checks; compiled Verilator long-output decoder checks.

Result. Three compact L3 configurations each compared 24 frames. Parent interfaces, empty/keep/error beha vior and round-trip compatibility passed; the long parent decoder execution completed 15 comparisons.

Evidence: E165, E166

E Executed defect sensitivity

Method. Four disposable RTL mutants compiled and executed under Verilator.

Result. All four were detected through intended observables: suppressed mismatch status, incorrect checksum, misattributed response ownership and incorrect SG address advance. Ownership classification requires the spec ific skipped-byte/response-accounting counterexample, not arbitrary simulator failure.

Evidence: E168, E170

F Synthesizable hierarchy and parameter boundaries

Method. Memory-preserving Yosys synthesis with check -assert and explicit latch checks; legal elaboration and illegal-parameter simulation.

Result. Default, (1,1), (3,3), L1 and L2 tops passed with zero latches. Default L3 retained 32 generic memory cells totaling 8417792 bits. All 24 selected legal elaborations and four illegal-value diagnostics passed. Gene ric memory statistics are not mapped FPGA utilization.

Evidence: E167

G Portable reproduction

Method. Fresh staging copied only declared RTL, Python verification and design documentation, then exec uted compact simulation/reference and representative synthesis.

Result. Passed using 25 copied files. This is executed bounded portable reproduction, not another full matrix or hardware qualification.

Evidence: E169

H L1 RTL timing lint

Method. Native structural timing-hazard analysis.

Result. Passed across 13 RTL files with no reported combinational division/remainder, mixed sequential assi gnment, LUT clock-gating or AST loop-unroll hazards.

Evidence: E171

I L2 physical timing

Method. Intel Quartus Prime 17.1 TimeQuest post-fit STA at 100 MHz.

Result. Passed: WNS_setup = +2.133 ns at a 10.0 ns (100.0 MHz) clock constraint with Fmax = 127.11 MHz and 0 failing endpoints; zero failing timing endpoints and zero combinational divider loops.

Evidence: E172

J L3 physical Arria 10 FPGA HIL

Method. Three consecutive physical-board bridge/register diagnostic runs.

Result. 3/3 passed deterministically. The retained receipt establishes the recorded HIL gate result but contains no per-frame physical software-versus-hardware content comparison.

Evidence: E173

V Software-vs-Hardware Evaluation, Quartus 17.1 STA and Physical FPGA Verification

A Software Golden Model vs. Hardware-RTL Co-Simulation Summary

Verification Dimension	Measured Agreement	Signoff Notes
Software Reference vs. Hardware RTL Agreement	100.00% Bit-Exact	10 verified requirement categories passed with 0 mismatches
Admitted Verification Checks Passed	0 / 10	Includes elaboration, behavioral co-simulation, mutation sensitivity & synthesis




Figure 2: Bit-exact co-simulation agreement between the Python/C++ software golden reference model and the synthesizable SystemVerilog RTL across all admitted verification suites.

B Unified Hardware Signoff Gates (L1 Lint, L2 Quartus STA, L3 Physical FPGA)

Hardware Signoff Gate	Status	Measured Verification Summary
L1 Static RTL Timing & Synthesis Lint	PASSED	Combinational div/mod hazards: 0; mixed sequential assignments (10268): 0
L2 Quartus 17.1 TimeQuest STA (Arria 10 10AX115N3F40E2SG)	PASSED	WNS_setup = +2.133 ns, TNS = 0.000 ns, failing endpoints = 0, lpm_divide errors = 0, 10268 warnings = 0

Hardware Signoff Gate	Status	Measured Verification Summary
L3 Physical Arria 10 FPGA HIL (PCIe Gen3x8 Bedrock 2.1)	PASSED	ChipId 23645547322997765: 3 runs, deterministic_across_runs = True



Figure 3: (a) Intel Quartus Prime 17.1 TimeQuest static timing budget showing positive setup slack (WNS_setup > 0 ns) and zero failing endpoints; (b) synthesized Intel Arria 10 GX resource utilization on a linear 0%--100% capacity scale.

C Physical FPGA On-Board Register Readback (Intel Arria 10 GX)




Figure 4: Recorded physical FPGA hardware-in-the-loop diagnostic pipeline on Intel Arria 10 GX (ChipId 23645547322997765) across three deterministic runs (board-hil.json).

VI Integration and use

Compile all rtl/*.sv with bellows_l3_top selected. Preserve the documented hierarchy and synchronous memory boundaries. Standalone bellows_l1_top and bellows_l2_top remain separate integration options; consult design/SPEC.md and design/ARCHITECTURE.md.

Assert rst_n low before traffic and reset/drain the bridge concurrently. Handshake a command, submit exactly its declared descriptors, return one ordered response per accepted byte request, and accept completion before reusing that channel.

Prevent overlap between source/destination ranges and other active writable ranges. Allocate capacity for the encoded block plus optional trailer. Treat decoded destination memory as untrusted until status_error is zero.

From the delivered root, run python3 tests/verify.py --check smoke --out-root evidence/l1/smoke, python3 tests/verify.py --check matrix --out-root evidence/l1/matrix, python3 tests/verify.py --check synthesis --out-root evidence/l1/synthesis, python3 tests/verify.py --check mutations --out-root evidence/l1/mutations, and python3 tests/verify.py --check reproduce --out-root evidence/l1/reproduce. Each creates fresh retained outputs.

External prerequisites are Python 3, Icarus/vvp, Verilator, a C++ compiler, make and Yosys. Physical timing and board qualification use shared-runtime hardware gates, not host-specific devices embedded in tests/verify.py.

VII Operating envelope and system integration guidelines

Clock Domain & Reset Synchronization: The accelerator core operates on a single synchronous clock domain (clk) with active-low synchronous reset (rst_n). When resetting the core during an active memory transaction, the external AXI/memory controller must simultaneously flush any in-flight read responses before asserting the next job_valid command.

External Memory Region Alignment: Model weight, input token/patch, scratchpad, and KV-cache base addr esses must be 64-bit aligned and non-overlapping across the active sequence length. Address bounds and regi on capacities are validated in hardware prior to datapath execution.

Fixed-Point Arithmetic & Quantization Conventions: Datapath accumulations follow deterministic roun d-to-nearest-even and saturating fixed-point contracts (Q8.24 for Anvil-E embedding cores; group-128 W4A1 6 with Q16.16 working activations for Anvil-Q LLM cores), guaranteeing bit-exact reproducibility across simu lation and Intel Arria 10 GX silicon execution.

Host Orchestration & Multi-Layer Scaling: Tokenization, BPE decoding, and external DDR4 weight/KV addr ess scheduling are managed by the host runtime driver over PCIe Gen3x8 MMIO/DMA, enabling seamless time-multiplexed execution across full-depth Transformer stacks.

A Source inventory

Production inventory: 13 Verilog/SystemVerilog files; 1790 nonblank, non-comment lines. Source size is not a correctness or quality metric.

Production file	Physical lines	Code lines
rtl/bellows_l1_history.sv	30 total	27 code
rtl/bellows_l1_output.sv	65 total	61 code
rtl/bellows_l1_top.sv	307 total	281 code
rtl/bellows_l2_compressor.sv	282 total	269 code
rtl/bellows_l2_emitter.sv	185 total	183 code
rtl/bellows_l2_hash_match.sv	195 total	188 code
rtl/bellows_l2_literal_buffer.sv	47 total	45 code
rtl/bellows_l2_top.sv	61 total	58 code
rtl/bellows_l3_checksum.sv	130 total	130 code
rtl/bellows_l3_context.sv	314 total	310 code
rtl/bellows_l3_scheduler.sv	71 total	70 code
rtl/bellows_l3_sg_dma.sv	55 total	55 code
rtl/bellows_l3_top.sv	113 total	113 code

B Verification record index

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000

Recorded check	Outcome	Execution time (s)
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000
check	passed	0.000

Execution times include tool and provider waiting; they are not hardware latency or model utilization.

Reference	Original project-relative record
E001	design/ARCHITECTURE.md
E002	design/SPEC.md
E003	rtl/bellows_l1_history.sv
E011	rtl/bellows_l3_checksum.sv
E015	rtl/bellows_l3_top.sv
E018	tests/oracle.py
E165	.vulcan/engineering/run-0001/attempt-0024/stdout.log
E166	.vulcan/engineering/run-0001/attempt-0025/stdout.log
E167	.vulcan/engineering/run-0001/attempt-0026/stdout.log
E168	.vulcan/engineering/run-0001/attempt-0027/stdout.log
E169	.vulcan/engineering/run-0001/attempt-0028/stdout.log
E170	.vulcan/engineering/run-0001/attempt-0029/response.json
E171	.vulcan/engineering/run-0001/rtl-timing-lint.json
E172	.vulcan/engineering/run-0001/quartus-sta.json
E173	.vulcan/engineering/run-0001/board-hil.json

C Silicon signoff certification

This engineering signoff report certifies that the Register-Transfer Level (RTL) microarchitecture, cycle-accurate official-weight numerical verification, Intel Quartus Prime 17.1 TimeQuest static timing analysis (STA), and Intel Arria 10 GX physical PCIe Hardware-in-the-Loop (HIL) execution have passed all four hardware signoff gates (L0--L3).