
# 16. 16-bit Timer/Counter1 with PWM

# 16.1 Features

- True 16-bit Design (i.e., Allows 16-bit PWM)
- Two independent Output Compare Units
- Double Buffered Output Compare Registers
- One Input Capture Unit
- Input Capture Noise Canceler
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- External Event Counter
- Four independent interrupt Sources (TOV1, OCF1A, OCF1B, and ICF1)

Figure 16-1. 16-bit Timer/Counter Block Diagram<sup>(1)</sup>



#### 16.2.2 Definitions

The following definitions are used extensively throughout the section:

воттом	The counter reaches the BOTTOM when it becomes 0x00000.
MAX	The counter reaches its MAXimum when it becomes 0xFFFF (decimal 65535).
ТОР	The counter reaches the <i>TOP</i> when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCR1A or ICR1 Register. The assignment is dependent of the mode of operation.

Figure 16-5. Compare Match Output Unit, Schematic




Figure 16-7. Fast PWM Mode, Timing Diagram





Figure 16-8. Phase Correct PWM Mode, Timing Diagram



# 16.11.1 TCCR1A - Timer/Counter1 Control Register A

Bit	7	6	5	4	3	2	1	0	
(0x80)	COM1A1	COM1A0	COM1B1	COM1B0	_	1-1	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 16-4. Waveform Generation Mode Bit Description(1)

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	TOP	Update of OCR1x at	TOV1 Flag Set on
U	0	0	0	U	Normal	OXECEE	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	-0-	1	-0_	0	стс	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	воттом	воттом
2	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
1	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом (
12		-	-0	0	стс	IC.B.	Immediate	WAX
13	1		-0	1	(Reserved)		_	
4	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	TOP

Table 16-2. Compare Output Mode, Fast PWM<sup>(1)</sup>

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 14 or 15: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match, set OC1A/OC1B at BOTTOM (non-inverting mode)
1	1	Set OC1A/OC1B on Compare Match, clear OC1A/OC1B at BOTTOM (inverting mode)

0.06 deg

A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. In this case the
compare match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 132 for
more details.

Table 16-3. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM(1)

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 9 or 11: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match when up- counting. Set OC1A/OC1B on Compare Match wher downcounting.
1	1	Set OC1A/OC1B on Compare Match when up- counting. Clear OC1A/OC1B on Compare Match when downcounting.

Note: 1. A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. See "Phase Correct PWM Mode" on page 134 for more details.


#### 16.11.2 TCCR1B - Timer/Counter1 Control Register B

Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

Table 16-5. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk <sub>I/O</sub> /1 (No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.



# 16.11.7 ICR1H and ICR1L - Input Capture Register 1

Bit	7	6	5	4	3	2	1	0	
(0x87)				ICR1	[15:8]				IC
(0x86)	ICR1[7:0]								
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

# 16.11.8 TIMSK1 - Timer/Counter1 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
(0x6F)	-	9-8	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	TIMSK1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

# 16.11.9 TIFR1 - Timer/Counter1 Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	2
0x16 (0x36)	(i — )	<del></del>	ICF1	-	-	OCF1B	OCF1A	TOV1	TIFR1
Read/Write	R	R	R/W	R	R	RW	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

deg duty acrob fist phase

o 13 ocria acria acria

o 13 5 12
10 25
10 25
180 10.25180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18
180 18