


# Super Loop

Entry Point (main())



int main(void)


```

{
  setBit(DDRB, 0);
  clearBit(DDRD, 0);
  clearBit(DDRD, 4);
  setBit(PORTD, 4);
  clearBit(MCUCR, PUD);
  while(1)
  {
    if(checkBit(PIND, 0))
    {
      while(checkBit(PIND, 0));
      setBit(PORTB, 0);
    };

    if(!checkBit(PIND, 4))
    {
      while(!checkBit(PIND, 4));
      clearBit(PORTB, 0);
    };
  };
};
  
```




# Super Loop




RTOS


1 Core !!







Int —



```
int main(void)
{
    setBit(DDRB, 0);
    clearBit(DDRD, 0);
    clearBit(DDRD, 4);
    setBit(PORTD, 4);
    clearBit(MCUCR, PUD);
    while(1)
    {
        if(checkBit(PIND, 0))
        {
            while(checkBit(PIND, 0));
            setBit(PORTB, 0);
        };
        if(!checkBit(PIND, 4))
        {
            while(!checkBit(PIND, 4));
            clearBit(PORTB, 0);
        };
    };
};
```

Microcontroller Interrupts

```
int main(void){
    while(1){
        // Stop interrupting me
    }


    ISR(ADC_vect){
        // I like to interrupt
    }



    ISR(TIMER1_vect){
        // Me too
    }
}
```

```
ISR(EXT_INT0)
{
    setBit(PORTB, 0);
};

ISR(EXT_INT1)
{
    clearBit(PORTB, 0);
};

int main(void)
{
    setBit(DDRB, 0);
    clearBit(DDRD, 0);
    clearBit(DDRD, 4);
    setBit(PORTD, 4);
    clearBit(MCUCR, PUD);
    while(1)
    {
        // ...
    };
};
```







Flash

SRAM

EEPROM

Data Memory  
Atmega328P


2KB

0x0100 - 0x08FF  
(256 - 2303)

0x0060 - 0x00FF


0x0020 - 0x005F

0x0000 - 0x001F



local  
myfun(int x, y)  
{  
 x, x  
}

global



4int8-t myVar[100];

Top


writable; not executable

writable; not executable

writable; not executable

Read-only; not executable

Read-only; executable




Managed "automatically"  
(by compiler)

Managed by programmer

Initialized when process starts

Initialized when process starts


Initialized when process starts



Normal SRAM Operation


Fragmented Heap

Stack Crash!







# FIFO




FIFO  
LIFO

# LIFO




LIFO: Last In First Out



1120


Paste

copy



- Working with Peripheral Subsystems
- Polling
  - Interrupts
    - Polling
    - Priority Vectored

PR



## 12.4 Interrupt Vectors in ATmega328 and ATmega328P

Table 12-6. Reset and Interrupt Vectors in ATmega328 and ATmega328P

VectorNo.	Program Address <sup>(2)</sup>	Source	Interrupt Definition
1	0x0000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0x0006	PCINT0	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2_COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2_COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2_OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1_CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1_COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1_COMPB	Timer/Counter1 Compare Match B
14	0x001A	TIMER1_OVF	Timer/Counter1 Overflow
15	0x001C	TIMER0_COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0_COMPB	Timer/Counter0 Compare Match B
17	0x0020	TIMER0_OVF	Timer/Counter0 Overflow
18	0x0022	SPI_STC	SPI Serial Transfer Complete
19	0x0024	USART_RX	USART Rx Complete
20	0x0026	USART_UDRE	USART, Data Register Empty
21	0x0028	USART_TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE_READY	EEPROM Ready
24	0x002E	ANALOG_COMP	Analog Comparator
25	0x0030	TWI	2-wire Serial Interface
26	0x0032	SPM_Ready	Store Program Memory Ready



**NVIC Configuration**
✕

☒ **NVIC**
☒ **Code generation**


Priority Group: 4 bits for pre-emption priority 0 bits for subpriority
☐ Sort by Preemption Priority and Sub Priority


Search: 
 
☐ Show only enabled interrupts

Interrupt Table	Enabled	Preemption Priority	Sub Priority
Non maskable interrupt	<input checked="" type="checkbox"/>	0	0
Hard fault interrupt	<input checked="" type="checkbox"/>	0	0
Memory management fault	<input checked="" type="checkbox"/>	0	0
Prefetch fault, memory access fault	<input checked="" type="checkbox"/>	0	0
Undefined instruction or illegal state	<input checked="" type="checkbox"/>	0	0
System service call via SWI instruction	<input checked="" type="checkbox"/>	0	0
Debug monitor	<input checked="" type="checkbox"/>	0	0
Pendable request for system service	<input checked="" type="checkbox"/>	0	0
Time base: System tick timer	<input checked="" type="checkbox"/>	0	0
PVD interrupt through EXTI line 16	<input type="checkbox"/>	0	0
Flash global interrupt	<input type="checkbox"/>	0	0
RCC global interrupt	<input type="checkbox"/>	0	0
SPI1 global interrupt	<input type="checkbox"/>	0	0
USART1 global interrupt	<input type="checkbox"/>	0	0

☐ Enabled
 Preemption Priority: 
Sub Priority:

03 ← 10 ✓  
 ← 4X





*Extint*

*Int*

