
Analog-to-Digital Converter

Features

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 13 260µs Conversion Time
- Atmega328 dilt798 Up to 76.9kSPS (Up to 15kSPS at Maximum Resolution)
- 6 Multiplexed Single Ended Input Channels
- 2 Additional Multiplexed Single Ended Input Channels (TQFP and VQFN Package only)
- Temperature Sensor Input Channel
- Optional Left Adjustment for ADC Result Readout
- 0 V_{CC} ADC Input Voltage Range
- Selectable 1.1V ADC Reference Voltage
- Free Running or Single Conversion Mode
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler



ADMUX - ADC Multiplexer Selection Register

Bit	7	6	5	4	3	2	1	0	_
(0x7C)	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	ADMUX
Read/Write	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	4

Table 24-3. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection	rent T
0	0	AREF, Internal V _{ref} turned off AV vef	4
0	1	AV _{CC} with external capacitor at AREF pin AV _{CC}	
1	0	Reserved	
(1	1	Internal 1.1V Voltage Reference with external capacitor at AF	REF pin Vbg_1.10

When the bandgap reference voltage is used as input to the ADC, it will take a certain time for the voltage to stabilize. If not stabilized, the first value read after the first conversion may be wrong.

24.9.3 ADCL and ADCH - The ADC Data Register chit									
24.9.3.1 ADLAR = 0	0 ^	7 1.23	3 25		1010	,	1		
Bit	15	~7425	13	12	. 11	10	9	8	
(0x79)	-	_	-	_	-	-	ADC9	ADE8	ADCH
(0x78) 🔏	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	ADCL
	7	6	5	4	3	2	1	0	K
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value 5	0	0	0	0	0	0	0	0	
1065-	0	0	0	0	0	0	0	.20	
24.9.3.2 ADLAR = 1		11		varia		usart	-> 81	oic,	
24.3.3.2 ADLAN - 1	10			, ,			12		. 4)
Bit	15	14	13	12	11	10	9	8	Bhit'
(0x79)	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADCH
1023 (0x78)	ADC1	APC0	_	-	-	-	_	1-	ADCL
901	72	6 J	5	4	3	2	1	0	1
A Read Write	R	R	R	R	R	R	R	R	~
+	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

When an ADC conversion is complete, the result is found in these two registers.

Table 24-4. Input Channel Selections

MUX30	Single Ended Input
0000	ADCO POT
0001	ADC1 LDR
0010	ADC2 LM35
0011	ADC3
0100	ADC4
0101	ADC5
0110	ADC6
0111	ADC7
1000	ADC8 ⁽¹⁾
1001	(reserved)
1010	(reserved)
1011	(reserved)
1100	(reserved)
1101	(reserved)
1110	1.1V (V _{BG})
1111	0V (GND)

Note: 1. For Temperature Sensor.

ADMUX can be safely updated in the following ways:


- When ADATE or ADEN is cleared.
- b. During conversion, minimum one ADC clock cycle after the trigger event.
- c. After a conversion, before the Interrupt Flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.

When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:

In Single Conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.

In Free Running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Since the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.



By default, the successive approximation circuitry requires an input clock frequency between 50kHz and 200kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200kHz to get a higher sample rate.

ADCSRA - ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
(0x7A)	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W d	R	R/W g	R/W	R/W	R/W /)
Initial Value	0	0	0	0	0	0	0	0	
				16	n+17	06 41	17		

Table 24-5. ADC Prescaler Selections (18 = 125KMZ)

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

ADCSRB – ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0	
(0x7B)	-	-	:)	-	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R	R/W	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 24-6. ADC Auto Trigger Source Selections


ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match A
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event

In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high.

Table 24-1. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	13.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5

DIDR0 – Digital Input Disable Register 0



These bits are reserved for future use. To ensure compatibility with future devices, these bits must be written to zero when DIDR0 is written.

Bit 5:0 – ADC5D...ADC0D: ADC5...0 Digital Input Disable

When this bit is written logic one, the digital input buffer on the corresponding ADC pin is disabled. The corresponding PIN Register bit will always read as zero when this bit is set. When an analog signal is applied to the ADC5...0 pin and the digital input from this pin is not needed, this bit should be written logic one to reduce power consumption in the digital input buffer.

Note that ADC pins ADC7 and ADC6 do not have digital input buffers, and therefore do not require Digital Input Disable bits.