

15. 8-bit Timer/Counter0 with PWM

15.1 Features

- ~~Two Independent Output Compare Units~~
- ~~Double Buffered Output Compare Registers~~
- ~~Clear Timer on Compare Match (Auto-Reload)~~
- Glitch Free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- ~~Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)~~

Figure 15-1. 8-bit Timer/Counter Block Diagram






Figure 15-4. Compare Match Output Unit, Schematic



15.9.1 TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0	
0x24 (0x44)	COM0A1	COM0A0	COM0B1	COM0B0	–	–	WGM01	WGM00	TCCR0A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

duty 25% → 50%

Table 15-8. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCRx at	TOV Flag Set on
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	GTC	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	–	–	–
5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
6	1	1	0	Reserved	–	–	–
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

Notes: 1. MAX = 0xFF
2. BOTTOM = 0x00

$$f = \frac{f_{clk}}{N(1+OCR_{max})}$$





Figure 15-6. Fast PWM Mode, Timing Diagram



100071€

$$f_{ref} = \frac{1}{T}$$

$$duty = \frac{T_{on}}{T}$$

$$f = \frac{f_{clk}}{N \cdot 256}$$

*OC0A ← OCRA → 100%
OC0B → 0%
So, 100% × 255 = 128*

$f = \frac{16 \times 10^6}{N \times 256}$
\sim
1 62,500 Hz
8 7,812 Hz
64 976 Hz
256 244 Hz
1024 61 Hz

Table 15-3. Compare Output Mode, Fast PWM Mode⁽¹⁾

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match, set OC0A at BOTTOM, (non-inverting mode).
1	1	Set OC0A on Compare Match, clear OC0A at BOTTOM, (inverting mode).

Note: 1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 99 for more details.

Table 15-4 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

OC0A



Table 15-6. Compare Output Mode, Fast PWM Mode⁽¹⁾

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match, set OC0B at BOTTOM, (non-inverting mode)
1	1	Set OC0B on Compare Match, clear OC0B at BOTTOM, (inverting mode).

Note: 1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Fast PWM Mode" on page 99 for more details.

Table 15-7 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

Figure 15-7. Phase Correct PWM Mode, Timing Diagram



Handwritten equations for frequency calculation:

$$f_f = \frac{1}{T_f}$$
$$f_{ph} = \frac{1}{T_{ph}}$$
$$f_{ph} = \frac{1}{2} f_f$$

$f = \frac{f_{clk}}{N(510)}$	
~ 4	
1	31,372 Hz
8	3,921 Hz
64	490 Hz
256	112 Hz
1024	30 Hz

