

14.4.3 DDRB – The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x04 (0x24)	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	DDRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

3B0 → فریبی

DDRB	The Port B Data Direction Register						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

DDRB = 0b00000001

Bin

76...c

4 bit

DDRB	The Port B Data Direction Register						
8	4	2	1	8	4	2	1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

DDRB = 0x01

16

$8 \times 0 + 4 \times 0 + 2 \times 0 + 1 \times 1 = 1$

$c + c + c + c$

پاراش
مع 3

DECIMAL	HEX	BINARY
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
10	A	1010
11	B	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111

$2^7 = 128$

2^1

2^0

DDRB	The Port B Data Direction Register						
128	64	32	16	8	4	2	1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

DDRB = 1

$128 \times 0 + 64 \times 0 + 32 \times 0 + 16 \times 0 + 8 \times 0 + 4 \times 0 + 2 \times 0 + 1 \times 1 = 1$

DDRB	The Port B Data Direction Register						
DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

$$\text{DDRB} = 1 \ll 0 = 1$$

$$\text{DDRB} = 1 \ll \text{DDB0}$$

$$\text{DDRB} = 1 \ll 7$$

DDRB	The Port B Data Direction Register						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	1	0	0	1	0	1

$$\text{DDRB} = 0b00100101$$

DDRB	The Port B Data Direction Register						
8	4	2	1	8	4	2	1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	1	0	0	1	0	1

$$\text{DDRB} = 0x25$$

DDRB	The Port B Data Direction Register						
DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	1	0	0	1	0	1

$$\begin{aligned} \text{I} \quad \text{DDRB} &= 1 \ll 0 & \text{DDRB} &= 1 \ll \text{DDB0} \\ \text{II} \quad \text{DDRB} &= 1 \ll 2 & \text{DDRB} &= 1 \ll \text{DDB2} \\ \text{III} \quad \text{DDRB} &= 1 \ll 5 & \text{DDRB} &= 1 \ll \text{DDB5} \end{aligned}$$

$$\text{DDRB} = 1 \ll 5 \mid 1 \ll 2 \mid 1 \ll 0$$

DDRB	The Port B Data Direction Register						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	0	1	0	1	0	1

0	0	0	0	1	0	0	0
---	---	---	---	---	---	---	---

Or

$$1 \ll 3$$


0	1	0	1	1	1	0	1
---	---	---	---	---	---	---	---

#define setBit(Reg, Bit) (Reg |= (1<<Bit))

setBit(DDRB, 3)

setBit(DDRB, DDB3)

OR Gate



INPUT		OUTPUT
A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	0	1	0	1	0	1
0	0	0	1	0	0	0	0
1	1	1	0	1	1	1	1
0	1	0	0	0	1	0	1

```
#define clearBit(Reg, Bit) (Reg &= ~(1<<Bit))
```

```
clearBit(DDRB, 4)
```

$1 \ll 4$
 $\sim(1 \ll 4)$

AND Gate



INPUT		OUTPUT
A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	0	1	0	1	0	1
0	0	1	0	0	0	0	0
0	1	1	0	0	1	0	1

```
#define toggleBit(Reg, Bit) (Reg ^= 1<<Bit)
```

```
toggleBit(DDRB, 5)
```

$1 \ll 5$

Exclusive OR Gate



INPUT		OUTPUT
A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

```
#define changeBit(Reg, Bit, Value) (Value == 1 ? setBit(Reg, Bit) : clearBit(Reg, Bit))
```

```
changeBit(DDRB, 2, 1)
```

```
changeBit(DDRB, 5, 0)
```

```
setBit(DDRB, 2)
```

```
clearBit(DDRB, 5)
```


PINB	The Port B Input Pins Address						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	0	1	0	1	0	1
0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1

PB2 → input

PINB>>2

0x01

And

0101 1 011

#define checkBit(Reg, Bit) ((Reg>>Bit) & 0x01)

checkBit(PINB, 2) = 1

PINB	The Port B Input Pins Address						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	0	1	0	0	0	1
0	0	0	1	0	1	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0

DDRB>>2

0x01

And

0x00 = 0b0

checkBit(PINB, 2) = 0

PB2