

# 13.2.2 EIMSK - External Interrupt Mask Register

-							J		
Bit	7	6	5	4	3	2	1	0	
0x1D (0x3D)	-	_	-	-	-	-	INT1	INT0	EIMSK
Read/Write	R	R	R	R	R	R	R/W	R/W	1
Initial Value	0	0	0	0	0	0	0	0	1

#### 7.3.1 SREG – AVR Status Register

The AVR Status Register - SREG - is defined as:

Bit	7	6	5	4	3	2	1	0	
0x3F (0x5F)		Т	Н	S	V	N	Z	С	SREG
Read/Write	1R/W	R/W							
Initial Value	0	0	0	0	0	0	0	0	

#### 13.2.3 EIFR - External Interrupt Flag Register

				_					
Bit	7	6	5	4	3	2	1	0	
0x1C (0x3C)	_	-	_	-	-	-	INTF1	INTF0	EIFR
Read/Write	R	R	R	R	R	R	R/W	R/W	1
Initial Value	0	0	0	0	0	0	0	0	

## 13.2.1 EICRA - External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.

Bit	7	6	5	4	3	2	1	0	
(0x69)	-	-		_	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	-	0	0	0	•

ISC01	ISC00		Description
0	0	7	The low level on INT1 pin generates an interrupt request.
0	1	7_F	Any logical change on INT1 pin generates an interrupt request.
1	0	7	The falling edge on INT1 pin generates an interrupt request.
1	1	T	The rising edge on INT1 pin generates an interrupt request.

Table 13-2. Interrupt 0 Sense Control

ISC01	ISC00	Description	
0	0	The low level of INT0 generates an interrupt request.	
0	1	Any logical change on INT0 generates an interrupt request.	
1	0	The falling edge of INT0 generates an interrupt request.	
1	1	The rising edge of INT0 generates an interrupt request.	

Table 13-1. Interrupt 1 Sense Control

ISC11	ISC10	Description	
0	0	The low level of INT1 generates an interrupt request.	
0	1	Any logical change on INT1 generates an interrupt request.	
1	0	The falling edge of INT1 generates an interrupt request.	
1	1	The rising edge of INT1 generates an interrupt request.	

## 13.2.4 PCICR - Pin Change Interrupt Control Register

Bit	7	6	5	4	3	2	1	0	
(0x68)	): <b>—</b> :	-	-	-	-	PCIE2	PCIE1	PCIE0	PCICR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	15

## 13.2.5 PCIFR - Pin Change Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
0x1B (0x3B)	-	-	-	-	-	PCIF2	PCIF1	PCIF0	PCIFR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	,
Initial Value	0	0	0	0	0	0	0	0	

#### 13.2.6 PCMSK2 - Pin Change Mask Register 2

Bit	7	6	5	4	3	2	1	0	
(0x6D)	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	PCMSK2
Read/Write	R/W	•							
Initial Value	0	0	0	0	0 (	0	0	0	
					1				

### 13.2.7 PCMSK1 - Pin Change Mask Register 1

Bit	7	6	5	4	3	2	1	0	
(0x6C)	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	PCMSK1
Read/Write	R	R/W	R/W	R/W	R/W	R/W	RW	R/W	
Initial Value	0	0	0	0	0	0	30	0	

## 13.2.8 PCMSK0 - Pin Change Mask Register 0

				. )					1/
Bit	7	6	5	4	3	2	1	0	7
(0x6B)	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	PCMSK0
Read/Write	R/W	R/W	R/W A	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	)

### 12.4 Interrupt Vectors in ATmega328 and ATmega328P

Table 12-6. Reset and Interrupt Vectors in ATmega328 and ATmega328P

Table 12-0.		t vectors in Armega526	una Armegaszor
VectorNo.	Program Address	Source	Interrupt Definition
1	0x0000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INT0	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0x0006	PCINTO_Vect	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2_COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2_COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2_OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1_CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1_COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1_COMPB	Timer/Counter1 Compare Match B
14	0x001A	TIMER1_OVF	Timer/Counter1 Overflow
15	0x001C	TIMERO_COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMERO_COMPB	Timer/Counter0 Compare Match B
17	0x0020	TIMERO_OVF	Timer/Counter0 Overflow
18	0x0020	Incompany - Solitor	SPI Serial Transfer Complete
19	0x0022	SPI_STC	USART Rx Complete
7.00		USART_RX	The state of the s
20	0x0026	USART_UDRE	USART, Data Register Empty
21	0x0028	USART_TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE_READY	EEPROM Ready
24	0x002E	ANALOG_COMP	Analog Comparator
25	0x0030	TWI	2-wire Serial Interface
26	0x0032	SPM_Ready	Store Program Memory Ready
Addres		ode	Comments
0x0000		np RESET	; Reset Handler
0x0002		np EXT_INTO	; IRQO Handler
0x0004	7	np EXT_INT1	; IRQ1 Handler
0x0006 0x0008		np PCINTO	; PCINTO Handler ; PCINTO Handler
0x0000	7	np PCINT1 np PCINT2	; PCINT2 Handler
0x000A	-	np PCINT2 np WDT	; Watchdog Timer Handler
0x000E	_	_	A ; Timer2 Compare A Handler
0x0010	7	_	B ; Timer2 Compare B Handler
0x0012	-		; Timer2 Overflow Handler
0x0014		np TIM1_CAPT	
0x0016			A ; Timerl Compare A Handler
0x0018			3 ; Timerl Compare B Handler
0x001A	jn	np TIM1_OVF	; Timer1 Overflow Handler
0x001C	jn	np TIMO_COMPA	A ; TimerO Compare A Handler
0x001E	jn	np TIMO_COMPE	3 ; TimerO Compare B Handler
0x0020	jn	_	; Timer0 Overflow Handler
0x0022	-	np SPI_STC	
0x0024		_	; USART, RX Complete Handler
0x0026	_		E ; USART, UDR Empty Handler
0x0028	-	np USART_TXC	
0x002A	-	np ADC	; ADC Conversion Complete Handler
0x002C	_	np EE_RDY	; EEPROM Ready Handler ; Analog Comparator Handler
0 ** 0 0 0 ==	and the		
0x002E		A CONTRACTOR OF THE PARTY OF TH	
0x002E 0x0030 0x0032	jn	np ANA_COMP np TWI np SPM_RDY	; 2-wire Serial Interface Handler ; Store Program Memory Ready Handler