15. 8-bit Timer/Counter0 with PWM

16612

15.1 **Features**

Two Independent Output Compare Units OCOA, a COB

Double Buffered Output Compare Registers CRA , a CROB

Clear Timer on Compare Match (Auto Reload)

Glitch Free, Phase Correct Pulse Width Modulator (PWM)

Variable PWM Period

Frequency Generator

Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)

1.024011-34=1





Figure 15-2. **Counter Unit Block Diagram**



Signal description (internal signals):


count Increment or decrement TCNT0 by 1.

direction Select between increment and decrement.

clear Clear TCNT0 (set all bits to zero).

Timer/Counter clock, referred to as clk_{T0} in the following. clk_{Tn} top Signalize that TCNT0 has reached maximum value.

bottom Signalize that TCNT0 has reached minimum value (zero).





worked on -sing

15.9.1 TCCR0A - Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
0x24 (0x44)	COM0A1	сомод0	сомов1	сомов0	-	-	WGM01	WGM00
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

TCCROA 255E-249

Table 15-8. Waveform Generation Mode Bit Description

				THE PROPERTY OF THE PROPERTY O				
Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOF	Update of OCRx at	TOV Flag Set on ⁽¹⁾⁽²⁾	4 = N(140CR1
(0)	0	0	0 (Normal	0xFF	Immediate	MAX	fak
1	0	0	1	PWM, Phase Correct	0xFF	TOP	воттом	
(2)	0	1	0	CTC }	(OCRA)	Immediate	MAX	Ix1=3 84 L1906
3	0	1	1	Fast PWM	0xFF	воттом	MAX	Ixle =
4	1	0	0	Reserved	11-	-	-	16x106
5	1	0	1	PWM, Phase Correct	OCRA	TOP	воттом	10 CR = 249
6	1	1	0	Reserved	:	-	-	(C) (C) (C) (C)
7	1	1	1	Fast PWM	OCRA	воттом	TOP C	en nie 0 (2 1
Notes:	1 MAX	= OVEF	,	VI	10	2	1 -	Jan Ma a (K (

Notes: 1. MAX = 0xFF

BOTTOM = 0x00

0 5 0 CR(255 (2

Table 15-2. Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Table 15-3 shows the COM0A1:0 bit functionality when the WGM01:0 bits are set to fast PWM mode.

Table 15-5. Compare Output Mode, non-PWM Mode

COM0B1	COM0B0	Description	
0	0	Normal port operation, OC0B disconnected.	
0	1	Toggle OC0B on Compare Match	
1	0	Clear OC0B on Compare Match	
1	1	Set OC0B on Compare Match	

Table 15-6 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM mode.

Table 15-3. Compare Output Mode, Fast PWM Mode(1)

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match, set OC0A at BOTTOM, (non-inverting mode).
1	1	Set OC0A on Compare Match, clear OC0A at BOTTOM, (inverting mode).

 A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 99 for more details.

Table 15-4 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

Table 15-6. Compare Output Mode, Fast PWM Mode(1)

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match, set OC0B at BOTTOM, (non-inverting mode)
1	1	Set OC0B on Compare Match, clear OC0B at BOTTOM, (inverting mode).

Note: 1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Fast PWM Mode" on page 99 for more details.

Table 15-7 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

Table 15-4. Compare Output Mode, Phase Correct PWM Mode(1)

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match when up-counting. Set OC0A on Compare Match when down-counting.
1	1	Set OC0A on Compare Match when up-counting. Clear OC0A on Compare Match when down-counting.

Note: 1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 125 for more details.

Table 15-7. Compare Output Mode, Phase Correct PWM Mode⁽¹⁾

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match when up-counting. Set OC0B on Compare Match when down-counting.
1	1	Set OC0B on Compare Match when up-counting. Clear OC0B on Compare Match when down-counting.

Note: 1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 100 for more details.





Table 15-9. Clock Select Bit Description

CS02	CS01	CS00	Description	
0	0	0	No clock source (Timer/Counter stopped)	
0	0	1	clk _{I/O} /(No prescaling)	N=I
0	1	0	clk _{I/O} /8 (From prescaler)	N=8
0	1	1	clk _{I/O} /64 (From prescaler)	N=69 V
1	0	0	clk _{I/O} /256 (From prescaler)	N=256
1	0	1	clk _{I/O} /1024 (From prescaler)	NE1.24
1	1	0	External clock source on T0 pin. Clock on falling edge.	
1	1	1	External clock source on T0 pin. Clock on rising edge.	



15.9.7 TIFR0 - Timer/Counter 0 Interrupt Flag Register • Bit 0 - TOV0: Timer/Counter0 Overflow Flag

Bit	7	6	5	4	3	2	1	0	
0x15 (0x35)		1 -	-	100		OCF0B	OCF0A	TOV0	TIFR0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

15.9.3 TCNT0 - Timer/Counter Register

Bit	7	6	5	4	3	2	1	0	
0x26 (0x46)	TCNT0[7:0]								TCNT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

15.9.4 OCR0A - Output Compare Register A

Bit	7	6	5	4	3	2	1	0	
0x27 (0x47)				OCR0	A[7:0]				OCR0A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

15.9.5 OCR0B - Output Compare Register B

Bit	7	6	5	4	3	2	1	0	
0x28 (0x48)	OCR0B[7:0]								OCR0B
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	100 100 100 100 100 100 100 100 100 100
Initial Value	0	0	0	0	0	0	0	0	