

18. 8-bit Timer/Counter2 with PWM and Asynchronous Operation

18.1 Features

- Single Channel Counter
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Frequency Generator
- 10-bit Clock Prescaler
- Overflow and Compare Match Interrupt Sources (TOV2, OCF2A and OCF2B)
- Allows Clocking from External 32kHz Watch Crystal Independent of the I/O Clock

Figure 18-1. 8-bit Timer/Counter Block Diagram





Figure 18-4. Compare Match Output Unit, Schematic



18.11.4 OCR2A – Output Compare Register A

Bit	7	6	5	4	3	2	1	0	
(0xB3)	OCR2A[7:0]								OCR2A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

18.11.5 OCR2B – Output Compare Register B

Bit	7	6	5	4	3	2	1	0	
(0xB4)	OCR2B[7:0]								OCR2B
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

18.11.6 TIMSK2 – Timer/Counter2 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
(0x70)	–	–	–	–	–	OCIE2B	OCIE2A	TOIE2	TIMSK2
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

18.11.7 TIFR2 – Timer/Counter2 Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
0x17 (0x37)	–	–	–	–	–	OCF2B	OCF2A	TOV2	TIFR2
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

18.11.8 ASSR – Asynchronous Status Register

Bit	7	6	5	4	3	2	1	0	
(0xB6)	–	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	ASSR
Read/Write	R	R/W	R/W	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

18.11.9 GTCCR – General Timer/Counter Control Register

Bit	7	6	5	4	3	2	1	0	
0x23 (0x43)	TSM	–	–	–	–	–	PSRASY	PSRSYNC	GTCCR
Read/Write	R/W	R	R	R	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 18-1. Definitions

BOTTOM	The counter reaches the BOTTOM when it becomes zero (0x00).
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
TOP	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR2A Register. The assignment is dependent on the mode of operation.

0x005	rjmp	PCINT2	; PCINT2 Handler	
0x006	rjmp	WDT	; Watchdog Timer Handler	
0x007	rjmp	TIM2_COMPB	; Timer2 Compare B Handler	
0x008	rjmp	TIM2_COMPA	; Timer2 Compare A Handler	
0x009	rjmp	TIM2_OVF	; Timer2 Overflow Handler	2 > 1 > 0
0x00A	rjmp	TIM1_CAPT	; Timer1 Capture Handler	
0x00B	rjmp	TIM1_COMPA	; Timer1 Compare A Handler	
0x00C	rjmp	TIM1_COMPB	; Timer1 Compare B Handler	
0x00D	rjmp	TIM1_OVF	; Timer1 Overflow Handler	
0x00E	rjmp	TIM0_COMPA	; Timer0 Compare A Handler	
0x00F	rjmp	TIM0_COMPB	; Timer0 Compare B Handler	
0x010	rjmp	TIM0_OVF	; Timer0 Overflow Handler	
0x011	rjmp	SPI_STC	; SPI Transfer Complete Handler	
0x012	rjmp	USART_RXC	; USART, RX Complete Handler	
0x013	rjmp	USART_UDRE	; USART, UDR Empty Handler	
0x014	rjmp	USART_TXC	; USART, TX Complete Handler	