
















Serial Peripheral Interface (SPI) master/slave











nibble
4 bit
half byte










BMP280 0xFA 0x~ 0x~
MSB LSB













I2C, IIC, TWI = Inter-Integrated Circuit





push-pull!




Write Sequence

- 1) Send the start condition
- 2) Send the slave address 0
- 3) Check for the acknowledge *ack* ←
- 4) Send the sub-address to be written to
- 5) Check for the acknowledge from *ack* ←
- 6) Send the data to write to specified sub address
- 7) Check for the acknowledge *ack* ←
- 8) If No-acknowledge send the stop condition *X*
- 9) Send a stop condition

stop?

Read Sequence

- 1) Send the start condition
- 2) Send the slave address + write *ack*
- 3) check for the acknowledge *ack*
- 4) Send the sub-address to be read from *add reg* ←
- 5) check for the acknowledge *ack*
- 6) Send the start condition *start*
- 7) Send the slave address + Read *ack*
- 8) check for the acknowledge *ack*
- 9) If No-acknowledge send the stop condition →
- 10) If acknowledged read the data from specified sub-address
- 12) Send a No-Acknowledge
- 13) Send a stop condition ← *stop?*



write

Reg	Value
0x00	0xAE

stop?

Reg	Value
0x0B	0xCB

Read

A NACK is generated when any of the following conditions occurs:

- No slave device is present on the bus that owns the transmitted address
- The receiver is busy and is not ready for communication ← *Bus*
- The receiver gets data or commands that it cannot understand
- The receiver cannot receive any more data
- A master-receiver has received the requested data and is ready to terminate transmission
- An I²C Error condition has occurred



Slave Address

R/W Bit

Description

000 0000	0	General call address
000 0000	1	START byte ⁽¹⁾
000 0001	X	CBUS address ⁽²⁾
000 0010	X	Reserved for different bus format ⁽³⁾
000 0011	X	Reserved for future purposes
000 01XX	X	Hs-mode master code
111 10XX	X	10-bit slave addressing
111 11XX	X	Reserved for future purposes


$$\begin{array}{r} 128 \\ - 16 \\ \hline 112 \end{array} \text{ valid}$$




1-Wire Bus Timing

All 1-Wire devices follow a basic communication sequence:

1. The master sends the "Reset" pulse.
2. The slave(s) respond with a "Presence" pulse.
3. The master sends a ROM command. This effectively addresses one or several slave devices.
4. The master sends a Memory command.









Command	Code	Usage
READ ROM	33H	Identification
SKIP ROM	CCH	Skip addressing
MATCH ROM	55H	Address specific device
SEARCH ROM	F0H	Obtain IDs of all devices on the bus
OVERDRIVE SKIP ROM	3CH	Overdrive version of SKIP ROM
OVERDRIVE MATCH ROM	69H	Overdrive version of MATCH ROM


Table 3. DS18B20 Function Command Set

COMMAND	DESCRIPTION	PROTOCOL	1-Wire BUS ACTIVITY AFTER COMMAND IS ISSUED	NOTES
TEMPERATURE CONVERSION COMMANDS				
Convert T	Initiates temperature conversion.	44h	DS18B20 transmits conversion status to master (not applicable for parasite-powered DS18B20s).	1
MEMORY COMMANDS				
Read Scratchpad	Reads the entire scratchpad including the CRC byte.	BEh	DS18B20 transmits up to 9 data bytes to master.	2
Write Scratchpad	Writes data into scratchpad bytes 2, 3, and 4 (T _H , T _L , and configuration registers).	4Eh	Master transmits 3 data bytes to DS18B20.	3
Copy Scratchpad	Copies T _H , T _L , and configuration register data from the scratchpad to EEPROM.	18h	None	1
Recall E ²	Recalls T _H , T _L , and configuration register data from EEPROM to the scratchpad.	B8h	DS18B20 transmits recall status to master.	
Read Power Supply	Signals DS18B20 power supply mode to the master.	B4h	DS18B20 transmits supply status to master.	



MASTER MODE	DATA (LSB FIRST)	COMMENTS
→ Tx	→ Reset	Master issues reset pulse.
Rx ←	Presence	DS18B20s respond with presence pulse.
Tx →	55h	Master issues Match ROM command.
Tx →	64-bit ROM code	Master sends DS18B20 ROM code. <i>64 bit</i>
Tx →	44h	Master issues Convert T command.
<i>delay 750ns</i> Tx →	DQ line held high by strong pullup	Master applies strong pullup to DQ for the duration of the conversion (t_{CONV}). <i>750ns</i> <i>1 sec</i>
Tx →	Reset	Master issues reset pulse.
Rx ←	Presence	DS18B20s respond with presence pulse.
Tx →	55h	Master issues Match ROM command.
Tx →	64-bit ROM code	Master sends DS18B20 ROM code.
Tx →	BEh	Master issues Read Scratchpad command.
Rx ←	9 data bytes	Master reads entire scratchpad including CRC. The master then recalculates the CRC of the first eight data bytes from the scratchpad and compares the calculated CRC with the read CRC (byte 9). If they match, the master continues; if not, the read operation is repeated.





Modbus
 over **RS485**
 1 km



LAN
 WiFi

WAN
 lte
 GSM
 3GPP
 A GLOBAL INITIATIVE

Satellite

PAN
 Bluetooth
 zigbee
 NFC

LPWAN
 LoRa
 sigfox
 LTE-M
 NB-IoT



