
# 20. USARTO

mega3 28

### 20.1 Features

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode

Figure 20-1. USART Block Diagram(1)



**Equations for Calculating Baud Rate Register Setting** Table 20-1.

Operating Mode	Equation for Calculating Baud Rate <sup>(1)</sup>	Equation for Calculating UBRRn Value
Asynchronous Normal mode (U2Xn = 0)	$BAUD = \frac{f_{OSC}}{16(UBRRn + 1)}$	$\frac{\int C Y}{UBRRn} = \frac{f_{OSC}}{16BAUD} - 1$ $\frac{1152003}{1152003}$
Asynchronous Double Speed mode (U2Xn = 1)	$BAUD = \frac{f_{OSC}}{8(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master mode	Burth, $\frac{f_{OSC}}{4}$ BAUD = $\frac{f_{OSC}}{2(UBRRn+1)}$ = $\frac{f_{OSC}}{2(UBRRn+1)}$	$UBRRn = \frac{f_{OSC}}{2BAUD} - 1$ $RRO \neq 0 \neq 1$ $\geq 2$

# **BAUD**Baud rate (in bits per second, bps)

foscSystem Oscillator clock frequency a~65535

UBRRnContents of the UBRRnH and UBRRnL Registers, (0-4095)

# 20.11.5 UBRRnL and UBRRnH - USART Baud Rate Registers

Bit	15	14	13	12	11	10	9	8	
	Wille	11	120	m		UBRR	n[11:8]		UBRRnH
				UBRR	n[7:0]				UBRRnL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

12bit

B1008	f <sub>osc</sub> = 16.0000MHz				$f_{\rm osc} = 11.0592 MHz$				
Baud Rate	U2Xn = 0		U2Xn = 1		U2Xn	= 0	U2Xn = 1		
(bps)	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	
2400	416	-0.1%	832	0.0%	287	0.0%	575	0.0%	
4800	207	0.2%	416	-0.1%	143	0.0%	287	0.0%	
9600	103	0.2%	207	0.2%	71	0.0%	143	0.0%	
14.4k	68	0.6%	138	-0.1%	47	0.0%	95	0.0%	
19.2k	51	0.2%	103	0.2%	35	0.0%	71	0.0%	
28.8k	34	-0.8%	68	0.6%	23	0.0%	47	0.0%	
38.4k	25	0.2%	51	0.2%	17	0.0%	35	0.0%	
57.6k	16	2.1%	34	-0.8%	11 /	0.0%	23	0.0%	
76.8k	12	0.2%	25	0.2%	8	0.0%	17	0.0%	
115.2k	8	-3.5%	16	2.1%	5	0.0%	11	0.0%	
230.4k	3	8.5%	8	-3.5%	2	0.0%	5	0.0%	
250k	3	0.0%	7	0.0%	2	-7.8%	5	-7.8%	
0.5M	1	0.0%	3	0.0%	_	_	2	-7.8%	
1M	0	0.0%	1	0.0%	-	-	_	-	
Max. (1)	1Mb	ps	2Mb	DS	691.2	kbps	1.3824	Mbps	

# 20.11.4 UCSRnC - USART Control and Status Register n C

Bit	7	6	5	4	3	2	11	0	
	UMSELn1	UMSELn0	UPMn1	UPMn0	USBSn	UCSZn1	UCSZn0	UCPOLn	UCSRnC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•.1
Initial Value	0	0	0	0	0	1	1	0	

N -> 0

Table 20-8. UMSELn Bits Settings

UMSELn1	UMSELn0	Mode
0	0	Asynchronous USART
0	1	Synchronous USART
1	0	(Reserved)
1	1	Master SPI (MSPIM) <sup>(1)</sup>

Table 20-9. UPMn Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

# Table 20-10. USBS Bit Settings


USBSn	Stop Bit(s)
0	1-bit
1	2-bit

# Table 20-11. UCSZn Bits Settings

UCSZn2	UCSZn1	UCSZn0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
<b>1</b>	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

# Table 20-12. UCPOLn Bit Settings

UCPOLn	Transmitted Data Changed (Output of TxDn Pin)	Received Data Sampled (Input on RxDn Pin)
0	Rising XCKn Edge	Falling XCKn Edge
1	Falling XCKn Edge	Rising XCKn Edge



### 20.11.2 UCSRnA - USART Control and Status Register n A

Bit	7	6	5	4	3	2	1	0	
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	O	0	0	0	0	
· Bit 7 - RXCn: USA	RT Receive	Complete		(1)					

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXCn bit will become zero. The RXCn Flag can be used to generate a Receive Complete interrupt (see description of the RXCIEn bit).

#### Bit 6 – TXCn: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDRn). The TXCn Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXCn Flag can generate a Transmit Complete interrupt (see description of the TXCIEn bit).

#### Bit 5 – UDREn: USART Data Register Empty

The UDREn Flag indicates if the transmit buffer (UDRn) is ready to receive new data. If UDREn is one, the buffer is empty, and therefore ready to be written. The UDREn Flag can generate a Data Register Empty interrupt (see description of the UDRIEn bit). UDREn is set after a reset to indicate that the Transmitter is ready.

#### Bit 4 – FEn: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received. I.e., when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDRn) is read. The FEn bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRnA.

#### Bit 3 – DORn: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.

#### Bit 2 – UPEn: USART Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the Parity Checking was enabled at that point (UPMn1 = 1). This bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.

#### Bit 1 – U2Xn: Double the USART Transmission Speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation. Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.

#### Bit 0 - MPCMn: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCMn bit is written to one, all the incoming frames received by the USART Receiver that do not contain address information will be ignored. The Transmitter is unaffected by the MPCMn setting.

#### 20.11.3 UCSRnB – USART Control and Status Register n B Bit 7 5 3 2 **RXCIEn RXENn** UCSZn2 **UCSRnB TXCIEn UDRIE**n **TXENn** RXB8n TXB8n R/W R/W RW R/W Read/Write R/W R/W Initial Value 0 0 0

Bit 7 – RXCIEn: RX Complete Interrupt Enable n

Writing this bit to one enables interrupt on the RXCn Flag. A USART Receive Complete interrupt will be generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXCn bit in UCSRnA is set.

#### Bit 6 – TXCIEn: TX Complete Interrupt Enable n

Writing this bit to one enables interrupt on the TXCn Flag. A USART Transmit Complete interrupt will be generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXCn bit in UCSRnA is set.

#### Bit 5 – UDRIEn: USART Data Register Empty Interrupt Enable n

Writing this bit to one enables interrupt on the UDREn Flag. A Data Register Empty interrupt will be generated only if the UDRIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDREn bit in UCSRnA is set. RXE Znprt

Bit 4 – RXENn: Receiver Enable n

• Bit 4 - RXENn: Receiver Enable n

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxDn pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FEn, DORn, and UPEn Flags.

• Bit 3 – TXENn: Transmitter Enable n Selection Selectio the TxDn pin when enabled. The disabling of the Transmitter (writing TXENn to zero) will not become effective until ongoing and pending transmissions are completed, i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted. When disabled, the Transmitter will no longer override the TxDn port.

#### Bit 2 UCSZn2: Character Size n

The UCSZn2 bits combined with the UCSZn1:0 bit in UCSRnC sets the number of data bits (Character SiZe) in a frame the Receiver and Transmitter use.

### Bit 1 – RXB8n: Receive Data Bit 8 n

RXB8n is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from **VDRn**.

Bit 0 – TXB8n: Transmit Data Bit 8 n

TXB8n is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits. Must be written before writing the low bits to UDRn.