14.4.3 DDRB - The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x04 (0x24)	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
Read/Write	R/W	•),							
Initial Value	0	0	0	0	0	0	0	0	

980 -> Geni

DDRB	The Port B Data Direction Register						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

DDRB = 0600000001 13: N

	4	bit		1 7	2/	oit 4	2 -
DDRB		Т	he Port B	ata Direct	ion Registe	12 7	/
8	4	2	1	8	4	2	1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1

8x0+4x0+2x04 1x1=

1	()		
(٩	1:	1	,
	^	9	13	

			The state of the s
DECTMA		HEX	BINARY
0		0	9099
1	11/1	1	0001
2	LB13	2	0010
3	A PA	3	0011
4		4	0100
5		5	0101
6		6	0110
7		7	0111
8		8	1000
9		9	1001
10	<>	Α	1010
11	<>	В	1011
12	un.	С	1100
13	1	D	1101
14	1	Е	1110
15	1	F	<u> </u>


0


	_2	7=12	8			2	
DDRB	<i>y</i> .	Т	he Port B [ata Direct	ion Registe	er)	<
128	64	32	16	8	4	2	1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1


DDRB = 1


128x0 +64x0 + 32x0+16x0+ 8x044x0+2x0+141= 1


DDRB	The Port B Data Direction Register						
DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO
0	0	0	0	0	0	0	1
















IN	PUT	OUTPUT
Α	В	F
0	0	0
0	1	1)
1 -	→ 0	
1 -	→ 1	










#define toggleBit(Reg, Bit) (Reg ^= 1<<Bit)

toggleBit(DDRB, 5)







checkBit(PINB, 2)

PDB2

= 0

0 x00

0x01

And

obe