## **Design Rules Verification Report**

Filename: E:\aKaReZa\#gitHub\eBoard\_7Segments\Arduino\_7Segments\PCB1.PcbDoc

Warnings 0 Rule Violations 1

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.2mm) (All),(All)	1
Clearance Constraint (Gap=0.25mm) (All),(InPolygon)	
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.2mm) (Max=10mm) (Preferred=0.3mm) (All)	0
Routing Via (MinHoleWidth=0.4mm) (MaxHoleWidth=3mm) (PreferredHoleWidth=0.4mm) (MinWidth=0.7mm)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Prefered=0.254mm)	0
Minimum Annular Ring (Minimum=0.15mm) (All)	
Acute Angle Constraint [Tracks Only] (Minimum=60.000) (All)	0
Hole Size Constraint (Min=0.4mm) (Max=10mm) (All)	0
Hole To Hole Clearance (Gap=0.3mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.01mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.01mm) (IsPad),(All)	0
Net Antennae (Tolerance=0mm) (All)	
Board Clearance Constraint (Gap=0mm) (All)	
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)	
Total	1

Clearance Constraint (Gap=0.2mm) (All),(All)
Clearance Constraint: (0.198mm < 0.2mm) Between Pad C3-1(6.858mm,3.205mm) on Multi-Layer And Track (5.71mm,1.06mm)(5.71mm,3.654mm)

Page 1 of 1 Monday 10 Mar 2025 6:52:00 PN.