

## Design Rules Verification Report

Filename : E:\aKaReZa\#gitHub\Board\_7Segments\Arduino\_7Segments\PCB1.PcbDoc

Warnings 0  
Rule Violations 0

| Warnings |   |
|----------|---|
| Total    | 0 |

| Rule Violations   |   |
|---|---|
| Clearance Constraint (Gap=0.2mm) (All),(All)  | 0 |
| Clearance Constraint (Gap=0.25mm) (All),(InPolygon)   | 0 |
| Short-Circuit Constraint (Allowed=No) (All),(All)   | 0 |
| Un-Routed Net Constraint ( All )  | 0 |
| Modified Polygon (Allow modified: No), (Allow shelved: No)  | 0 |
| Width Constraint (Min=0.2mm) (Max=10mm) (Preferred=0.3mm) (All)   | 0 |
| Routing Via (MinHoleWidth=0.4mm) (MaxHoleWidth=3mm) (PreferredHoleWidth=0.4mm) (MinWidth=0.7mm)               | 0 |
| Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) | 0 |
| Minimum Annular Ring (Minimum=0.15mm) (All)   | 0 |
| Acute Angle Constraint [Tracks Only] (Minimum=60.000) (All)   | 0 |
| Hole Size Constraint (Min=0.4mm) (Max=10mm) (All)   | 0 |
| Hole To Hole Clearance (Gap=0.3mm) (All),(All)  | 0 |
| Minimum Solder Mask Sliver (Gap=0.01mm) (All),(All)   | 0 |
| Silk To Solder Mask (Clearance=0.01mm) (IsPad),(All)  | 0 |
| Net Antennae (Tolerance=0mm) (All)  | 0 |
| Board Clearance Constraint (Gap=0mm) (All)  | 0 |
| Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)   | 0 |
| Total   | 0 |