Name: Muhammad Allah Rakha Roll No: P19-0006 BCS-6A (PDC) Assignment: NVIDIA CUDA on Google Colab

GitHub Link Code: https://github.com/aaaastark/NVIDIA-CUDA-Google-Colab.git

CUDA

Kernel, Grid, Block, Threads and Dimensional of a Block/Grid

CUDA C extends C by allowing the programmer to define C functions, called kernels, that, when called, are executed N times in parallel by N different CUDA threads, as opposed to only once like regular C functions.

A kernel is defined using the <u>global</u> declaration specifier and the number of CUDA threads that execute that kernel for a given kernel call is specified using a new <<<...>>> execution configuration syntax. Each thread that executes the kernel is given a unique thread ID that is accessible within the kernel through the built-in threadIdx variable.

Syntax: Kernel_Name<<< GridSize, BlockSize, SMEMSize, Stream >>> (arg,...);

SMEMsize: is the size of Shared Memory at Runtime. **Stream:** is a stream on which kernel will execute.

Sample Example:

Here, each of the N threads that execute VecAdd() performs one pair-wise addition.



For convenience, threadIdx is a 3component vector, so that threads can be identified using a onedimensional, two-dimensional, or three-dimensional thread index, forming a one-dimensional, twodimensional, or three-dimensional thread block. This provides a natural way to invoke computation across the elements in a domain such as a vector, matrix, or volume.



CUDA Parallel Decomposition



The index of a thread and its thread ID relate to each other in a straightforward way: For a one-dimensional block, they are the same; for a two-dimensional block of size (Dx, Dy), the thread ID of a thread of index (x, y) is (x + y Dx); for a three-dimensional block of size (Dx, Dy, Dz), the thread ID of a thread of index (x, y, z) is (x + y Dx + z Dx Dy).

As an example, the following code adds two matrices A and B of size NxN and stores the result into matrix.

```
C Language:

// Kernel definition

__global__ void MatAdd(float A[N][N], float B[N][N], float C[N][N])

{

int i = threadldx.x;

int j = threadldx.y;

C[i][j] = A[i][j] + B[i][j];

}

int main()

{

... // Kernel invocation with one block of N * N * 1 threads

int numBlocks = 1;

dim3 threadsPerBlock(N, N);

MatAdd<<<numBlocks, threadsPerBlock>>>(A, B, C);

....

}
```

Threads of a block are expected to reside on the same processor core and must share the limited memory resources of that core. On current GPUs, a thread block may contain up to 1024 threads.

However, a kernel can be executed by multiple equally-shaped thread blocks, so that the total number of threads is equal to the number of threads per block times the number of blocks.

Blocks are organized into a one-dimensional, two-dimensional, or three-dimensional grid of thread blocks as illustrated by **Figures** the number of thread blocks in a grid is usually dictated by the size of the data being processed or the number of processors in the system, which it can greatly exceed.

The number of threads per block and the number of blocks per grid specified in the <<<...>>>> syntax can be of type int or dim3. Twodimensional blocks or grids can be specified as in the example above. Each block within the grid can be identified by a onedimensional, two-dimensional, or three-dimensional index accessible within the kernel through the built-in blockIdx variable. The dimension of the thread block is accessible within the kernel through the built-in blockDim variable.



Extending the previous MatAdd() example to handle multiple blocks, the code becomes as follows.

A thread block size of 16x16 (256 threads), although arbitrary in this case, is a common choice. The grid is created with enough blocks to have one thread per matrix element as before. For simplicity, this example assumes that the number of threads per grid in each dimension is evenly divisible by the number of threads per block in that dimension, although that need not be the case.

```
// Kernel definition
```

__global___void MatAdd(float A[N][N], float B[N][N], float C[N][N])
{
 int i = blockldx.x * blockDim.x + threadldx.x;
 int j = blockldx.y * blockDim.y + threadldx.y;
 if (i < N && j < N)
 C[i][j] = A[i][j] + B[i][j];
}
int main()
{
 ...
// Kernel invocation
 dim3 threadsPerBlock(16, 16);
 dim3 numBlocks(N / threadsPerBlock.x, N / threadsPerBlock.y);
 MatAdd<<<<numBlocks, threadsPerBlock>>>(A, B, C);
 ...
}

CUDA

Deploy the NVIDIA CUDA on Google Colab (Using GPU)



[2] 1 # Refresh the Cloud Instance of CUDA on Server 3 lapt-get --purge remove cuda nvidia* libnvidia-* 4 !dpkg -1 | grep cuda- | awk '{print \$2}' | xargs -n1 dpkg --purge 5 !apt-get remove cuda-* 6 !apt autoremove lapt-get update Reading package lists... Done Building dependency tree Reading state information... Done Note, selecting 'nvidia-kernel-common-418-server' for glob 'nvidia*' Note, selecting 'nvidia-325-updates' for glob 'nvidia*' Note, selecting 'nvidia-346-updates' for glob 'nvidia*' Note, selecting 'nvidia-driver-binary' for glob 'nvidia*' Get:19 http://ppa.launchpad.net/c2d4u.team/c2d4u4.0+/ubuntu bionic/main Sources [1,950 kB] Get:20 http://security.ubuntu.com/ubuntu bionic-security/restricted amd64 Packages [907 kB] Get:21 http://security.ubuntu.com/ubuntu bionic-security/universe amd64 Packages [1,496 kB] Get:22 http://security.ubuntu.com/ubuntu bionic-security/main amd64 Packages [2,728 kB] Get:23 http://ppa.launchpad.net/c2d4u.team/c2d4u4.0+/ubuntu bionic/main amd64 Packages [999 kB] Fetched 14.7 MB in 4s (3,899 kB/s) Reading package lists... Done

[5] 1 # Install CUDA Version 9

- 3 !wget https://developer.nvidia.com/compute/cuda/9.2/Prod/local_installers/cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64 -0 cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64.deb
- 4 !dpkg -i cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64.deb
- 5 !apt-key add /var/cuda-repo-9-2-local/7fa2af80.pub
- 6 !apt-get update
- 7 !apt-get install cuda-9.2

depmod...

DKMS: install completed. Setting up cuda-cuobjdump-9-2 (9.2.88-1) ... Setting up x11-utils (7.7+3build1) ... Setting up cuda-cusparse-9-2 (9.2.88-1) ... Setting up libxfont2:amd64 (1:2.0.3-1) ... Setting up cuda-nvgraph-9-2 (9.2.88-1) ... Setting up cuda-nvgraph-9-2 (9.2.88-1) ... Setting up cuda-gpu-library-advisor-9-2 (9.2.88-1) ... Setting up fakeroot (1.22-2ubuntu1) ... update-alternatives: using /usr/bin/fakeroot-sysv to provide /usr/bin/fakeroot (fakeroot) in auto mode Setting up cuda-gdb-9-2 (9.2.88-1) ...

```
Processing triggers for dbus (1.12.2-1ubuntu1.2) ...

Processing triggers for hicolor-icon-theme (0.17-2) ...

Processing triggers for fontconfig (2.12.6-0ubuntu2) ...

Processing triggers for mime-support (3.60ubuntu1) ...

Processing triggers for libc-bin (2.27-3ubuntu1.3) ...

/sbin/ldconfig.real: /usr/local/lib/python3.7/dist-packages/ideep4py/lib/libmkldnn.so.0 is not a symbolic link
```



[8]	1 # Execute the given command to Install a Small Extension to Run NVCC from Notebook cells. 2		
	3 !pip install git+https://github.com/andreinechaev/nvcc4jupyter.git		
	Collecting git+ <u>https://github.com/andreinechaev/nvcc4jupyter.git</u> Cloning <u>https://github.com/andreinechaev/nvcc4jupyter.git</u> to /tmp/pip-req-build-7ujcw79x Running command git clone -q <u>https://github.com/andreinechaev/nvcc4jupyter.git</u> /tmp/pip-req-build-7ujcw79x Building wheels for collected packages: NVCCPlugin Building wheel for NVCCPlugin (setup.py) done Created wheel for NVCCPlugin: filename=NVCCPlugin-0.0.2-py3-none-any.whl size=4306 sha256=2ef1f55e5495dafe31bd8b629125fb80c1d766dddc7917a4143c64f92c9ec863 Stored in directory: /tmp/pip-ephem-wheel-cache-s6wvfovl/wheels/ca/33/8d/3c86eb85e97d2b6169d95c6e8f2c297fdec60db6e84cb56f5e Successfully built NVCCPlugin Installing collected packages: NVCCPlugin Successfully installed NVCCPlugin-0.0.2		
	<pre>[10] 1 # Load the Extension using this code. 2</pre>		
	3 %load_ext nvcc_plugin		
	created output directory at /content/src Out bin /content/result.out		
	<pre> 1 %%cu 2 #include <stdio.h> 4 finclude <stdio.h> 5 finct add(int *a, int *b, int *c) { 5 *c = *a + *b; 6 } 7 int main() { 8 int a, b, c; 9 f(host copies of variables a, b & c 10 int *d.a, *d_b, *d.c; 11 f(versite copies of variables a, b & c 12 int size = sizeof(int); 13 f(Allocate space for device copies of a, b, c 14 cudaMalloc((void **)&d_a, size); 15 cudaMalloc((void **)&d_b, size); 16 cudaMalloc((void **)&d_c, size); 17 f(/ Setup input values 18 c = 0; 19 a = 3; 10 b = 5; 11 f(Copy inputs to device 21 cudaMemcpy(d_b, &b, size, cudaMemcpyHostToDevice); 22 cudaMemcpy(d_b, &b, size, cudaMemcpyHostToDevice); 23 funct add() kernel on GPU 24 add<<<cl> 25 add<<cl> 26 f(rel.=cudaMemcpy(&c, d_c, size, cudaMemcpyDeviceToHost); 26 if(errl=cudaSuccess) { 27 f(result is %d\n",c); 28 f(result is %d\n",c); 29 f(result is %d\n",c); 20 f(return 0; 20 for the finct of the finct</cl></cl></stdio.h></stdio.h></stdio.h></stdio.h></stdio.h></stdio.h></pre>		

□→ result is 8

CUDA Matrix Multiplicaton

Matrix Multiplication

0 %%cu #include <stdio.h> 4 #include <math.h> 5 #define TILE WIDTH 2 /*matrix multiplication kernels*/ //non shared global void MatrixMul(float *Md , float *Nd , float *Pd , const int WIDTH) 10 11 // calculate thread id unsigned int col = TILE_WIDTH*blockIdx.x + threadIdx.x ; 14 unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y ; for (int k = 0; k<WIDTH; k++) Pd[row*WIDTH + col]+= Md[row * WIDTH + k] * Nd[k * WIDTH + col] ; 18 19 20 }~ 22 // shared global void MatrixMulSh(float *Md , float *Nd , float *Pd , const int WIDTH) 25 //Taking shared array to break the MAtrix in Tile widht and fatch them in that array per ele 26 27 ___shared__ float Mds [TILE_WIDTH][TILE_WIDTH]; 28 shared float Nds [TILE WIDTH][TILE WIDTH]; 29 30 // calculate thread id unsigned int col = TILE WIDTH*blockIdx.x + threadIdx.x ; unsigned int row = TILE_WIDTH*blockIdx.y + threadIdx.y ; 33

```
for (int m = 0 ; m<WIDTH/TILE_WIDTH ; m++ ) // m indicate number of phase</pre>
    34
Þ
               Mds[threadIdx.y][threadIdx.x] = Md[row*WIDTH + (m*TILE WIDTH + threadIdx.x)] ;
               Nds[threadIdx.y][threadIdx.x] = Nd[ ( m*TILE_WIDTH + threadIdx.y) * WIDTH + col] ;
             ____syncthreads() ; // for syncronizeing the threads
             // Do for tile
    40
    41
               for ( int k = 0; k<TILE_WIDTH ; k++ )</pre>
                           Pd[row*WIDTH + col]+= Mds[threadIdx.x][k] * Nds[k][threadIdx.y] ;
             syncthreads() ; // for syncronizeing the threads
          }
    46
         }~
    48
         // main routine
        int main ()
    49
    50
            const int WIDTH = 6 ;
            float array1_h[WIDTH][WIDTH] ,array2_h[WIDTH][WIDTH],
                              result_array_h[WIDTH][WIDTH] ,M_result_array_h[WIDTH][WIDTH] ;
           float *array1_d , *array2_d ,*result_array_d ,*M_result_array_d ; // device array
           int i , j ;
           //input in host array
           for (i = 0; i \in WIDTH; i++)
              for (j = 0; j \in WIDTH; j + +)
    60
                 array1_h[i][j] = 1;
                array2_h[i][j] = 2 ;
    64
           //create device array cudaMalloc ( (void **)&array_name, sizeofmatrixinbytes) ;
    66
           cudaMalloc((void **) &arrav1 d , WIDTH*WIDTH*sizeof (int) );
           cudaMalloc((void **) &array2 d , WIDTH*WIDTH*sizeof (int) );
    68
    69
    70
           //copy host array to device array; cudaMemcpy ( dest , source , WIDTH , direction )
           cudaMemcpy ( array1 d , array1 h , WIDTH*WIDTH*sizeof (int) , cudaMemcpyHostToDevice ) ;
           cudaMemcpy ( array2_d , array2_h , WIDTH*WIDTH*sizeof (int) , cudaMemcpyHostToDevice ) ;
    74
           //allocating memory for resultent device array
           cudaMalloc((void **) &result array d , WIDTH*WIDTH*sizeof (int) );
           cudaMalloc((void **) &M result array_d , WIDTH*WIDTH*sizeof (int) );
    76
    77
```

```
78
           //calling kernal
    79
           dim3 dimGrid ( WIDTH/TILE WIDTH , WIDTH/TILE WIDTH ,1 );
           dim3 dimBlock( TILE_WIDTH, TILE_WIDTH, 1 ) ;
    80
         // Change if 0 to if 1 for running non shared code and make if 0 for shared memory code
    82
         #if 0
    84
            MatrixMul <<<dimGrid,dimBlock>>> ( array1_d , array2_d ,M_result_array_d , WIDTH) ;
    86
         #endif
    87
         #if 1
    90
             MatrixMulSh<<<dimGrid,dimBlock>>> ( array1_d , array2_d ,M_result_array_d , WIDTH) ;
         #endif
    94
          // all gpu function blocked till kernel is working
    96
          //copy back result_array_d to result_array_h
    98
           cudaMemcpy(M_result_array_h , M_result_array_d , WIDTH*WIDTH*sizeof(int) ,
                                            cudaMemcpyDeviceToHost);
   100
          //printf the result array
   101
           for ( i = 0 ; i<WIDTH ; i++ )</pre>
   102
   103
           {
              for (j = 0; j < WIDTH; j++)
   104
   105
              {
                printf ("%f ",M_result_array_h[i][j] );
   106
   107
          printf ("\n") ;
   108
   109
         ŀ
   110
          system("pause") ;
   111
         }
⇒ sh: 1: pause: not found
                           12.000000
   12.000000 12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
    12.000000
               12.000000
                           12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
   12.000000 12.000000
                           12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
   12.000000 12.000000
                           12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
   12.000000 12.000000
                           12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
    12.000000
               12.000000
                           12.000000
                                       12.000000
                                                   12.000000
                                                               12.000000
```

CUDA Vector Additon

Vector Addition CUDA

```
Ø
         ‰cu
         #include <stdio.h>
         #define HANDLE_ERROR( err ) ( HandleError( err, __FILE__, __LINE__ ) )
         static void HandleError( cudaError t err, const char *file, int line )
             if (err != cudaSuccess)
     9
                 printf( "%s in %s at line %d\n", cudaGetErrorString( err ),
     10
    11
                          file, line );
    12
                 exit( EXIT_FAILURE );
    13
              }
    14
         }~
    15
    16
         const short N = 10 ;
    17
         // CUDA Kernel for Vector Addition
    18
           global__ void Vector Addition ( const int *dev_a , const int *dev_b , int *dev_c)
    19
     20
               //Get the id of thread within a block
    21
               unsigned short tid = blockIdx.x ;
    22
    23
               if (tid \langle N \rangle) // check the boundry condition for the threads
    24
               dev_c [tid] = dev_a[tid] + dev_b[tid] ;
    25
    26
         }~
```

```
int main (void)
           //Host array
           int Host_a[N], Host_b[N], Host_c[N];
           //Device array
           int *dev_a , *dev_b, *dev_c ;
           //Allocate the memory on the GPU
           HANDLE_ERROR ( cudaMalloc((void **)&dev_a , N*sizeof(int) ) );
           HANDLE_ERROR ( cudaMalloc((void **)&dev_b , N*sizeof(int) ) );
           HANDLE_ERROR ( cudaMalloc((void **)&dev_c , N*sizeof(int) ) );
           //fill the Host array with random elements on the CPU
           for ( int i = 0; i <N ; i++ )</pre>
           {
                 Host_a[i] = -i ;
                Host_b[i] = i*i ;
47
           //Copy Host array to Device array
           HANDLE_ERROR (cudaMemcpy (dev_a , Host_a , N*sizeof(int) , cudaMemcpyHostToDevice));
           HANDLE_ERROR (cudaMemcpy (dev_b , Host_b , N*sizeof(int) , cudaMemcpyHostToDevice));
           //Make a call to GPU kernel
           Vector_Addition <<< N, 1 >>> (dev_a , dev_b , dev_c );
           //Copy back to Host array from Device array
           HANDLE_ERROR (cudaMemcpy(Host_c , dev_c , N*sizeof(int) , cudaMemcpyDeviceToHost));
           //Display the result
60
           for ( int i = 0; i<N; i++ )</pre>
                       printf ("%d + %d = %d\n", Host_a[i], Host_b[i], Host_c[i]);
           //Free the Device array memory
           cudaFree (dev_a) ;
64
           cudaFree (dev_b) ;
           cudaFree (dev_c) ;
           system("pause");
           return 0 ;
68
```

```
Sh: 1: pause: not found
0 + 0 = 0
-1 + 1 = 0
-2 + 4 = 2
-3 + 9 = 6
-4 + 16 = 12
-5 + 25 = 20
-6 + 36 = 30
-7 + 49 = 42
-8 + 64 = 56
-9 + 81 = 72
```