



LAB 4: Avalon Interface

By: Negar Aghapour


17 December 2022

FPGA-based Embedded System Design

School of Electrical and Computer Engineering, College of Engineering University of Tehran



Nios II development flow





LAB4

Using Lab2 Audio Player (Record and Play)
Playing voice displays





Software



Software

RECORD

- 1. Record voice for 10 seconds
- 2. Divide recording buffer into N (given) parts
- 3. Calculate average of each part
- 4. Display recorded voice amplitude (red rectangles)
 - Scale the height of the rectangles





Software

PLAY

- 1. Play Sound for 10 seconds
- 2. Display playing sound location (yellow rectangles)
- 3. Measure processing time





Hardware




Hardware

- 1. Calculate the summation of sound volume by hardware
 - Get number of parts (Num)
 - Get size of each part
 - Get the address of right buffer
 - Get the address of left buffer
 - Get the address of the output data
- 2. Calculate the average and sketch the diagram by software
- 3. Measure calculation time



Hardware

Communication with SRAM and CPU is required





Hardware (Slave Interface)

Registers:

Slave Address	31	3012	111	0	
00	Done	Size	Num	Go	Config. Reg.
01					Right Addr.
10					Left Addr.
11					Out Addr.

Config. Reg. addr. =#Base addr. + 0x00

Right Buf. Reg. addr. =#Base addr. + 0x04


Left Buf. Reg. addr. =#Base addr. + 0x08

Output Buf. Reg. addr. =#Base addr. + 0x0C



Hardware (Slave Interface)


Without waitrequest (wait cycle = 0) Assume chip select = 1





Hardware (Master Interface)

With waitrequest (from SRAM) Assume chip select = 1





What to do

Write module in HDL.

Debug and synthesis modules.

Add magnitude calculation circuit to Qsys as new component Generate new .sof file and program the FPGA



Qsys

Component Type Files Parameter	ers Signals Interfaces		
▶ About Files			
Synthesis Files			
These files describe this componer	nt's implementation, and will be crea	ated when a Quartus II synthesis m	odel is generated.
The parameters and signals found	in the top-level module will be used	for this component's parameters a	nd signals.
Output Path	Source Type	Attributes	
accelerator.v	C:/Users/ Verilog HDL	Top-level	File
accelerator_master.v	C:/Users/ Verilog HDL	no attribu	rtes .
accelerator_slave.v	C:/Users/ Verilog HDL	no attribu	ites
	a Verilog simulation model is gener		
Output Path	Source File	Туре	Attributes
(No files)			
+ Copy from Synthes	SIS FIIES		
VHDL Simulation Files			
	a VHDL simulation model is genera	ted	
	_		
Output Path	Source File	Туре	Attributes
(No files)			
+ Copy from Synthes	sis Files		



Qsys

15/22

Component Type Files Para	meters Signals Interfaces								
▶ About Signals									
Name	Interface	Signal Type	Width	Direction					
csi_clock_clk	clock	clk	1	input					
csi_clock_reset	clock_reset	reset	1	input					
avs_avalonslave_address	avalonslave	address	avs_av	input					
avs_avalonslave_waitreq	avalonslave	waitrequest	1	output					
avs_avalonslave_read	avalonslave	read	1	input					
avs_avalonslave_write	avalonslave	write	1	input					
avs_avalonslave_readdata	avalonslave	readdata	avs_av	output					
avs_avalonslave_writedata	avalonslave	writedata	avs_av	input					
avm_avalonmaster_addr	avalonmaster	address	avm_av	output					
avm_avalonmaster_waitr	avalonmaster	waitrequest	1	input					
avm_avalonmaster_read	avalonmaster	read	1	output					
avm_avalonmaster_write	avalonmaster	write	1	output					
avm_avalonmaster_read	avalonmaster	readdata	avm_av	input					
avm_avalonmaster_write	avalonmaster	writedata	avm_av	output					



Qsys

Component Type Files	Parameters Signals Interfaces			
▶ About Interfaces				
"avalonslave" (A	valon Memory Mapped Slave)			
Name:	avalonslave	Documentation	1	
Туре:	Avalon Memory Mapped Slave V			
Associated Clock:	clock			
Associated Reset:	clock_reset v		Address units: Associated clock: Associated reset: Bits per symbol: Burstcount units: Explicit address span: O00000000000000000000000000000000000	
Assignments:	Edit			
▼ Block Diagram			▼ Parameters	
Diock Diagram				SYMBOLS >
	avalonslave		Associated clock:	clock
	avalanalava		Associated reset:	clock_reset
avs avalonslav	avs_avalonslave_address address address avs_avalonslave_waitrequest waitrequest		Bits per symbol:	8
avs_avalonslave			Burstcount units:	SYMBOLS
avs_avalonslave	e_read read		Explicit address span:	
avs_avalonslave	e_readdata		▼ Timing	
avs_avalonslav	e_writedata writedata			0
		null	Read wait:	1
			Write wait:	0
			Hold:	0
			Timing units:	Cycles
			▼ Pipelined Transfers	
			Read latency:	
			Add Interface	Remove Interfaces With No Signals
_				

Remove modules with no signal

mponent Type Files	Parameters Signals Interfaces		
About Interfaces			
	avalonmaster	Documentation	
•	Avalon Memory Mapped Master	~	
Associated Clock:	clock	~	
Associated Reset:	clock_reset	~	
Assignments:	Edit		
▼ Block Diagram		▼ Parameters	
		Address units:	SYMBOLS 🗸
	avalonmaster	Associated clock:	clock
	avalonmaster avm_avalonmaster_addres <u>s</u>	Associated reset:	clock_reset
		Bits per symbol:	8
address waitrequest	avm_avalonmaster_waitrequest		
read	avm_avalonmaster_read	▼ Timing	
write	read avm_avalonmaster_read sym_avalonmaster_write Setup:		0
readdata			1
writedata	aviii_avaloriiiastei _writedata	Write wait: 0	0
	null	Hold:	0
		Timing units:	Cycles
		▼ Pipelined Transfers	
		Read latency:	0
		Maximum pending read transactions:	0
		Burstcount units:	WORDS 🗸
		Burst on burst boundaries only	

9	C	Name	Description	Export	Clock	Base	End	IRQ	Opcode Name
()	⊕ SRAM	SRAM/SSRAM Controller		sys_clk	a 0x0800_0000	0x0807_ffff		
	*	SD_Card	SD Card Interface		sys_clk	♠ 0x0b00_0000	0x0b00_03ff		
- 6	\rightarrow	⊕ Flash	Altera UP Flash Memory IP Core		sys_clk		multiple		
- 0	\rightarrow	Red_LEDs	Parallel Port		sys_clk	♠ 0x1000_0000	0x1000_000f		
- 6	\rightarrow	Green_LEDs	Parallel Port		sys_clk	a 0x1000_0010	0x1000_001f		
- 0	\rightarrow	HEX3_HEX0	Parallel Port		sys_clk	a 0x1000_0020	0x1000_002f		
- 6	\rightarrow	HEX7_HEX4	Parallel Port		sys_clk	a 0x1000_0030	0x1000_003f		
- 0	\rightarrow		Parallel Port		sys_clk	≙ 0x1000_0040	0x1000_004f		
- 6	\rightarrow		Parallel Port		sys_clk	a 0x1000_0050	0x1000_005f	├	
- 0	\rightarrow		Parallel Port		sys_clk	≙ 0x1000 00€0	0x1000_006f		
6	\rightarrow		Parallel Port		sys_clk	a 0x1000_0070	0x1000_007f	12	
- 0	\rightarrow	PS2_Port	PS2 Controller		sys_clk	â 0x1000 0100	0x1000 0107	<u></u>	
- 6	\rightarrow	⊕ USB	USB Controller		sys_clk	■ 0x1000 0110	0x1000 011f	<u></u>	
- 0	\rightarrow	JTAG_UART	JTAG UART		sys_clk	● 0x1000 1000	0x1000 1007	<u></u> 8	
	\rightarrow	Serial_Port	RS232 UART		sys_clk	● 0×1000 1010	0x1000_1017	→ 10	
- 0	\rightarrow	IrDA_UART	IrDA UART		sys_clk	● 0×1000 1020	0x1000_1027	<u>⊸</u> 9	
- 6	\rightarrow	⊕ Ethernet	Ethernet		sys_clk	■ 0x1000 1400	0x1000 1407	 3	
- 0	\rightarrow		Interval Timer		sys_clk	â 0x1000_2000	0x1000_201f	<u></u>	
		⊞ clk	Clock Source		-	_	_		
П			Clock Signals for DE-series Board Peri		multiple				
0	\rightarrow	■ AV_Config	Audio and Video Config		sys_clk	a 0x1000 3000	0x1000 300f		
- 0	\rightarrow		Pixel Buffer DMA Controller		sys_clk	⊕ 0x1000_3020	0x1000_302f		
		■ VGA Pixel RGB Resampler	RGB Resampler		sys_clk	_	_		
П			Scaler		sys_clk				
6	\rightarrow		Character Buffer for VGA Display		sys_clk	multiple	multiple		
П		■ Alpha Blending	Alpha Blender		sys_clk	-	-		
		■ VGA_Dual_Clock_FIFO	Dual-Clock FIFO		multiple				
П			VGA Controller		vga_clk				
- 0	\rightarrow	⊞ Audio	Audio		sys_clk	● 0x1000 3040	0x1000 304f	⊢ 6	
- 14	\rightarrow	⊞ Char_LCD_16x2	16x2 Character Display		sys_clk	♠ 0x1000 3050	0x1000 3051		
		⊕ Video_In	Video-In Decoder		sys_clk				
П			Chroma Resampler		sys_clk				
			Colour-Space Converter		sys_clk				
т			RGB Resampler		sys_clk				
			Clipper		sys_clk				
			Scaler		sys_clk				
6	_		DMA Controller		sys_clk	₾ 0x1000 3060	0x1000 306f		
		⊕ CPU_fpoint	Floating Point Hardware		aya_cik	Opcode 252	Opcode 255		
		⊕ clk_27	Clock Source			opcode 202	opcode 200		
		☐ my_accel_0	my_accel						
	\rightarrow	clock	Clock Input	Double-click to export	sys_clk				
	\rightarrow	clock_reset	Reset Input	Double-click to export	[clock]				
		avalonslave	Avalon Memory Mapped Slave	Double-click to export	[clock]	■ 0x1000 3070	0x1000 307f		
- 1		avalonmaster	Avaion Memory Mapped Slave Avaion Memory Mapped Master	Double-click to export	[clock]	= 0x1000_3070	0X1000_3071		



Qsys

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation + IRQ Use Connections Name Description Export Clock Base End **⊞** Ethernet sys_clk 0x1000 1407 NNN Ethernet Interval Timer sys_clk 0x1000 2000 0x1000_201f **. ⊞** clk Clock Source **/** External Clocks Clock Signals for DE-series Board Peri... 本 multiple **■ AV_Config** Audio and Video Config sys_clk **a** 0x1000 3000 0x1000 300f **■ VGA_Pixel_Buffer** Pixel Buffer DMA Controller sys_clk 0x1000_3020 0x1000_302f RGB Resampler sys clk **■ VGA_Pixel_Scaler** sys_clk Scaler ✓ sys_clk Character Buffer for VGA Display multiple 7 Alpha Blender Alpha Blending sys_clk **∃ VGA_Dual_Clock_FIFO** Dual-Clock FIFO multiple VGA Controller vga_clk **⊞ Audio** Audio sys_clk 0x1000_3040 0x1000 304f 16x2 Character Display ⊕ Char LCD 16x2 sys clk 0x1000 3050 0x1000 3051 sys_clk **Ψ** Video_In Video-In Decoder Chroma Resampler sys clk Colour-Space Converter sys_clk RGB Resampler sys clk sys_clk Clipper **~** sys clk Scaler N N N N DMA Controller sys_clk **a** 0x1000 3060 0x1000 306f Floating Point Hardware Opcode 252 Opcode 255 Clock Source ☐ my_accel_0 my_accel Double-click to export sys_clk_ clock Clock Input Reset Input [clock] clock_reset Double-click to export 0x1000 3070 0x1000_307f avalonslave Avalon Memory Mapped Slave Double-click to export [clock] avalonmaster Avalon Memory Mapped Master Double-click to export [clock]

DVDES

18/22

How to use in software

```
In system.h □
 623 #define ALT SYS CLK INTERVAL TIMER
 624 #define ALT TIMESTAMP CLK none
 625
 626
 627 /*
 628 * my accel 0 configuration
 629 *
 630 */
 631
 632 #define ALT_MODULE_CLASS_my_accel_0 my_accel
 633 #define MY ACCEL 0 BASE 0x10003070
 634 #define MY ACCEL 0 IRQ -1
 635 #define MY_ACCEL_0 IRQ INTERRUPT CONTROLLER ID -1
 636 #define MY ACCEL 0 NAME "/dev/my accel 0"
 637 #define MY ACCEL 0 SPAN 16
 638 #define MY ACCEL 0 TYPE "my accel"
 639
 640
 641 /*
 642 * sysid configuration
 643 *
 644 */
 645
 646 #define ALT_MODULE_CLASS_sysid altera_avalon_sysid_qsys
```



How to use in software


- Volatile variables
- Use hardware with functions like these:

```
void amplitude_operation(int size, int num, int rbuff_addr, int lbuff_addr, int dest_addr)
    amplitude_circute_stop();
    amplitude_circute_set_size(size);
    // also for your debugging make int amplitude_circute_get_size(); (optional)
    amplitude_circute_set_num(num);
   // also for your debugging make int amplitude_circute_get_num(); (optional)
    amplitude_circute_set_rbuff_addr(rbuff_addr);
    // also for your debugging make int amplitude_circute_get_lbuff_addr(); (optional)
    amplitude_circute_set_lbuff_addr(lbuff_addr);
    // also for your debugging make int amplitude_circute_get_rbuff_addr(); (optional)
    amplitude_circute_set_dest_addr(dest_addr);
    // also for your debugging make int amplitude_circute_get_dest_addr(); (optional)
    amplitude_circute_start();
   while(amplitude circute get status() == busy);
   return;
```



LAB4

Compare measured time by software and hardware





Thanks for your attention



