



Bidirectional Packet Protocol for FPGA Communication GSoC 2019 Apertus Organization Final Report

Submitted by

Abd-EIRhman Sobhy Farahat
Cairo University
aabdosobhy@gmail.com

Project Link: (Github) Bi-direction Packet Protocol.

Table of Contents

Table of Contents	2
Project Description	3
Finished Tasks	4
Creating projects and design flow on Xilinx Vivado:	5
2. Creating projects and design flow on Lattice Diamond:	5
3. Link training between ZYNQ and MachXO2(ZYNQ side):	6
1. Ps7_stub	6
2. PRNG	6
3. Enc_8b_10b	7
4. Serializer	7
5. PLL2_BASE	7
6. Rest of modules and signals	7
ZYNQ Side Logic Description	8
5. Analysis of Design	9
Timing analysis	9
Power Analysis	9
6. Link training between ZYNQ and MachXO2 (MachXO2 side)	10
1. PII	10
2. CLKDIVC	10
3. IDDRX4B	10
4. Dec_8b10b	10
5. PRNG:	11
6. Count_diff7. JTAGF	11 11
8. Rest of modules and signals	11
7. MachXO2 Side Logic Description:	11
8. Analysis of Design:	13
 Timing analysis Power Analysis 	13 14
•	
Running Link Training on beta_e hardware	15

Project Description

Bidirectional Packet Protocol for FPGA(Field Programmable Logic Array) communication is extending the I/Os of Xilinx ZYNQ by adding two Lattice MachXO2 FPGAs each has various bus protocols (I2C, SPI, GPIO ...). The Xilinx ZYNQ acts as routing fabrics that are connected to the MachXO2 FPGAs with a single LVDS pair and share a common clock with the ZYNQ. In addition to optimizing the communication with encoding and SERDES.

Finished Tasks

1. Creating projects and design flow on Xilinx Vivado:

• Software version: Xilinx Vivado 2017.4

• Product Family: Zynq-7000

• Target Device: xc7z020clg400-1

• Board part: em.avnet.com:microzed_7020:part0:1.1

• Language: VHDL

2. Creating projects and design flow on Lattice Diamond:

• Software version: Lattice Diamond

Product: MachXO2

• Target Device: LCMXO2-1200HC

• Package: "TQFP100"

• Grade: 6

• Language: VHDL

3. Link training between ZYNQ and MachXO2(ZYNQ side):

By considering the ZYNQ side it has 5 main modules:




Fig 1. Schematic view - ZYNQ (Hyperlink to the full image)




Fig 2. Follow of Schematic view - ZYNQ (Hyperlink to the full image)

1. Ps7_stub

It is the interface from the PS of the ZYNQ to the PL, the used signal from it is:

- ps_fclk: four clock signals from the PS, ps_fclk(0) -50 MHz- is the one used in my module as the input clock to PLL2_Base.
- ps_reset_n: four reset signal routed to pl "FCLK RESET[3:0]" which could be used as a general purpose reset signals for PL logic, ps_reset(0) is the reset signal for both sides (ZYNQ & MachXO2).
- i2c_**: i2c signals that are used to configure the machXO2 and read the values of PIC16 GPIO values.

2. PRNG

Pseudo-Random Number Generation which has a Fibonacci LFSR of polynomial 5.3.2.0 of the xor-ed bits with a seed of "11100111" that gives a 255 generated words and loops again. The only word that didn't generate is "00000000" as its the reset


value of the receiver, sending it once the rest signal of Transmitter is fired(after encoding).

3. Enc 8b 10b

Its an open source code based on IBM encoding that encodes the 8 bits generated from PRNG into 10 bits that have a balanced no. of zeros and ones.

4. Serializer

A pair of OSERDESE2 primitives are used in a master & slave configuration in DDR mode for 10:1 serialization ratio, it takes the 10 bits encoded from 8b_10b as input to be serialized.



5. PLL2_BASE

Generates the two main clocks at sender's side, the clocks are:

- clk 50: the faster clock -50 MHz- that most of the modules use.
- clk_10: the sampling clock -10 MHz-that captures the encoded value every 5 cycles of clk_50.

6. Rest of modules and signals

- OBUFDS

The output of the LVDS signals used for sending reset and serial data by two pairs of LVDS signal.

- count_r

Synchronous counter of size 5 bits that shifts a value of '1' every clk cycle that enables PRNG to shift the new value at the first 4 counts and disable it for 1 cycles to calculate the encoded 10 bits.

Rst_save_reg

Register of 1 bit that save the value of the input reset to my module to be last sampled by the sampling clock clk_10.

sh_2b_rg

Shift register that shift more than 1 bit at the rising edge of clk_50, that will act like ddr registers in my module as It shifts 2 bits every rising edge.

- enc8b_save

Ordinary register that captures the PRNG data to be not changed until the encoding finishes, and refreshes its value every clk_10.

4. ZYNQ Side Logic Description

After getting the input clk and reset from ps7 instant and prepare the two clocks that training module will run with it. The train module has three states described as follows:

• State "00":

Word alignment state. Transmitting a same word "11110000" -before encodingfor 40 times.

State "01":

Reset word. Transmit the word "00000000" -before encoding- that is the reset signal for the receiver side that reset some modules to start BER.

• State "1x":

Transmitting the PRNG value forever.

5. Analysis of Design

Timing analysis




Fig 3. Time analysis - ZYNQ.

Power Analysis




Fig 4. Power analysis - ZYNQ.

6. Link training between ZYNQ and MachXO2 (MachXO2 side)

By considering the MachXO2 side it has 7 main modules:




Fig 5. Schematic view of MachXO2.

1. PII

pll module that generated from IPexpress from diamond lattice that has an input of clock 50 MHZ and generate a clock with the same frequency. Its main purpose is to route the clock signal to e_clk.

2. CLKDIVC

It generates the sampling clock of 12.5 MHz that will be the s_clk for sampling (4 * $e_clk = 1 s_clk$).

3. IDDRX4B

It receives the input data and generate 8 bits every 4 cycles of e_clk that will be the received data word.

4. Dec_8b10b

Its an open source code based on IBM encoding that decodes the 10 bits received from LVDS (transmitter) into the original 8 bits.

5. PRNG:

Pseudo-Random Number Generation which has a Fibonacci LFSR of polynomial 5.3.2.0 of the xor-ed bits with a seed of "11100111" that gives a 255 generated words and loops again. The only word that didn't generate is "00000000" as its the reset value of the receiver.

6. Count_diff

It compares the decoded value from dec_8b10b with the word generated from RPNG. count the difference bits and counting that result to every word will lead to the BER result.

7. JTAGF

JTAG interface that enable us to communicate with the MachXO2 with JTAG protocol. JTAGF has 2 private instructions, ER1 (0x32) and ER2 (0x38). If the ER1 instruction is shifted into the JTAG instruction register, JRTI1 will go high when the TAP controller is in the Run-Test/Idle state. The same as ER2. ER1 instruction in my module is responsible for reading the BER register value after transmit the corresponding.

8. Rest of modules and signals

- DELAYE: delay module for the serial data input to be center aligned with the e clk.
- ECLKSYNCA: element is associated with the ECLK and must be used to drive the ECLK.
- sh_2b_rg: shift register that shift more than 1 bit at the rising edge of e_clk, that will act like ddr registers in my module as It shifts 2 bits every rising edge.
- IB: Input buffer for the serial data input.

7. MachXO2 Side Logic Description:

First let's describe how the word is received

The IDDRX4B receives 8-bit word every s_clk cycle by concatenate 5 words together will generate 40 bits that's equal to 4 encoded words the transmitter has transmitted. So there are 5 states in receiving the word in order to generate the 10 bits to be decoded.

- state 0: the received word is 8 bits so their can't be decoded pausing the PRNG at this state and not count the difference from the PRNG and decoder at this state.
- State 1: the received word became 16 bits so decoding the first 10 bits will be possible.
- State 2, 3, 4, same as state 1 as their are a 10 bits available to be decoded.

Second the process of training:

The process of training is based on the received serial data that control the current phase:

- Word alignment phase: after resetting the MachXO2 module it will remain in the word alignment phase until the transmitter brake that by sending the reset value "00000000" after decoding.
 - Word alignment signal is fired at state 2 in receiving the words that will make the IDDRX4B to shift the sampling edge by 1 bit, after 8 times from firing that signal the sampling edge will return to the first position. So by sending 40 words of "11110000" alignment-word will lead the sampling point to return back to its first position 2 times.
- BER counting phase: after receiving the reset value "00000000" -after decoding- the
 train module will be in counting BER for each decoded word comparing it with the
 word generated from the PRNG and adding the result until the final word "11010110"
 that will pause the BER register to count more.
- BER final result: after the 2 past phases done the BER register would be ready to read by JTAGF using the private instruction ER1.

8. Analysis of Design:

1. Timing analysis

	- JR L -	42	T = T		200	1/2	(in	_		V	T	0 120	100	1
	A	В	С		D	E		F	G	Н		J	K	
_		MachXO2												
2 [Device	LCMXO2-1200HC												
3 F	Package	TQFP100									2			
4 5	Setup Performance Grade	Default												
5	Hold Performance Grade	Default												
6	Preference File	/home/aabdosobhy/finalrun/Untitled.tpf												
7 (No												
	Check Unconstrained Paths	No												
	Report Asynchronous Timing Loops													T
		Verbose Timing Report												T
		No												t
		No												
	Worst-Case Paths	1	0											+
	Number of Unconstrained Paths		0											H
	Number of Officonstrained Patris	,					-			-	12	-		H
15											1			H
16	D	EDECLIENCY NET II-III. FOIL FO 000000 MI							-	+				H
	Preference	FREQUENCY NET "clk_50" 50.000000 Mi	14				<u> </u>				100	-		H
18														H
19											2.7			
	Preference													ļ
21														
22														
23	Delay Table													L
24														
	Source	Destination	Weighted Slack A	rrival	F	Required	Data Delay		Route %	Levels	Clock Skew	Setup/Hold	Jitter	C
	deserilaizer_inst/decoderIn_i7	deserilaizer_inst/decoder_10b_8b/CO_225	5.628		7.186		10	(6.685 64		6 0.368	0.133	0	
		deserilaizer inst/decoder 10b 8b/CO 225	6.224		6.888		10		64.4		6 0		0	
	7000000	deserilaizer inst/decoder 10b 8b/DO 226	6.254		6.873		10		68.6	_	5 0.368		0	
	deserilaizer inst/decoderIn i6	deserilaizer inst/decoder 10b 8b/CO 225	6.29		6.855		10		62.3		6 0.368		0	+
		deserilaizer_inst/decoder_10b_8b/DO_226	6.384		6.808		10		3.307 61.8		6 0.368		0	-
			6.388		6.806		10		61.8		6 0.368		0	-
		deserilaizer inst/decoder 10b 8b/BO 224												-
	deserilaizer inst/decoderIn_i7	deserilaizer_inst/decoder_10b_8b/CO_225	6.448		6.776		10		61.0		6 0.368		0	-
		deserilaizer inst/decoder 10b 8b/CO 225	6.554		6.723		10		6.59 63.5	_	6 0		0	-
		deserilaizer inst/decoder 10b 8b/CO 225	6.602		6.699		10		61.2		6 0.368		0	
	deserilaizer_inst/decoderIn_i7	deserilaizer_inst/decoder_10b_8b/BO_224	6.602		6.699		10	(61.2	2 (6 0.368	0.133	0)
36														
38	Data Path Details	27							7.					
	Data Fair Details	7		- 1		-			-					
39					- to 0 man /		• A 1997 (1997)	-	_					
40	Name	Fanout			Delay	S	Source	Destination	Resource					
41	REG DEL			0	(367 R	R8C9C.CLK	Pacac on	docorilaiza	er inst/	SLICE 13			
42	ROUTE			4.0			10000.OLIV	Nocac.Qu	uesemaize					
43				16	- 1	-			,000000	_	_	7		
				16		1.197 R	R8C9C.Q0	R9C10C.A1	deserilaize	er_inst/	/decoderIn			
-	CTOF DEL			0	(1.197 R 0.408 R	R8C9C.Q0 R9C10C.A1	R9C10C.A1 R9C10C.F1	deserilaize deserilaize	er_inst/ er_inst/	/decoderIn_ /SLICE_126			0
44	ROUTE			0	(1.197 R 0.408 R 0.761 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1	R9C10C.A1 R9C10C.F1 R9C10B.A1	deserilaize deserilaize deserilaize	er_inst/ er_inst/ er_inst/	/decoderIn /SLICE_126 /decoder_10	b_8b/n4_a	adj_1	.04
-				0 1 0	(1.197 R 0.408 R 0.761 R	R8C9C.Q0 R9C10C.A1	R9C10C.A1 R9C10C.F1	deserilaize deserilaize deserilaize	er_inst/ er_inst/ er_inst/	/decoderIn /SLICE_126 /decoder_10	b_8b/n4_a	adj_1	.04
44	ROUTE			0	(1.197 R 0.408 R 0.761 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1	R9C10C.A1 R9C10C.F1 R9C10B.A1	deserilaize deserilaize deserilaize deserilaize	er_inst/ er_inst/ er_inst/ er_inst/	/decoderIn /SLICE_126 /decoder_10 /SLICE_115) b_8b/n4_a	252	.04
44 45 46	ROUTE CTOF_DEL ROUTE			0 1 0 5	(((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1	deserilaize deserilaize deserilaize deserilaize deserilaize	er_inst/ er_inst/ er_inst/ er_inst/ er_inst/	/decoderIn /SLICE_126 /decoder_10 /SLICE_115 /decoder_10)b_8b/n4_a i)b_8b/n268	252	.04
44 45 46 47	ROUTE CTOF DEL ROUTE CTOF DEL			0 1 0 5	((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin /SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121) 8b/n4 6 8b/n268	33	.04
44 45 46 47 48	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE			0 1 0 5 0	((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin /SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10	b_8b/n4_a b_8b/n26a b_8b/n26a	33	0
44 45 46 47 48 49	ROUTE CTOF_DEL ROUTE CTOF_DEL ROUTE CTOF_DEL CTOF_DEL			0 1 0 5 0 2	(((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin /SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121	b 8b/n4 6 b 8b/n268 b 8b/n36	33 70	.0
44 45 46 47 48	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE			0 1 0 5 0	(((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin /SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121	b 8b/n4 6 b 8b/n268 b 8b/n36	33 70	.04
44 45 46 47 48 49 50	ROUTE CTOF_DEL ROUTE CTOF_DEL ROUTE CTOF_DEL CTOF_DEL			0 1 0 5 0 2	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin /SLICE_126 //decoder_10 //SLICE_115 //decoder_10 //SLICE_121 //decoder_10 //SLICE_121 //decoder_10	b 8b/n4 a b 8b/n4 a b 8b/n266 b 8b/n366 c b 8b/n367	33 70 97	
44 45 46 47 48 49 50 51	ROUTE CTOF DEL			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53	ROUTE CTOF DEL			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53	ROUTE CTOF DEL ROUTE			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53	ROUTE CTOF DEL ROUTE			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55	ROUTE CTOF DEL ROUTE			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56	ROUTE CTOF DEL			0 1 0 5 0 2 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57	ROUTE CTOF DEL ROUTE Source Clock	Eanout		0 1 0 5 0 2 0 1 0 1	() () () () () () () () () () () ()	1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.359 R 0.408 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.F1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.C0 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	ROUTE CTOF DEL ROUTE NOUTE	Fanout		0 1 0 5 0 2 0 1 0 1	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.408 R 0.408 R 0.408 R 0.408 R 0.408 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	ROUTE CTOF DEL ROUTE CTOF COL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE ROUTE Source Clock	Eanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.F1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	ROUTE CTOF DEL ROUTE CTOF COL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE ROUTE Source Clock	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	ROUTE CTOF DEL ROUTE Source Clock Name ROUTE	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	ROUTE CTOF DEL ROUTE Source Clock Name ROUTE	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62	ROUTE CTOF DEL ROUTE CTOF COL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock	Fanout		0 1 0 5 0 2 0 1 0 1 T	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.508 R 0.508 R 0.408 R 1.453 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock			0 1 0 5 0 2 0 1 0 1 7	(((((((((((((((((((1.197 R 0.408 R 0.761 R 0.408 R 0.761 R 0.408 R 0.408 R 0.508 R 0.508 R 0.408 R 0.608	R8C9C.Q0 R9C10C.A1 R9C10B.A1 R9C10B.F1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.D1 R9C9B.F0 R8C11D.B0 R8C11D.D10	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64 65	ROUTE CTOF DEL ROUTE CTOF COL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock Name Name	Fanout		0 1 0 5 0 2 0 1 0 1 T	Control = 6.685 Delay Total = 1.714	1.197 R 0.408 R 0.761 R 0.408 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0 Source Securce	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.D10 Destination Destination	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64 65 66	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock Name ROUTE ROUTE			0 1 0 5 0 2 0 1 1 1 T	Contained to the contai	1.197 R 0.408 R 0 R 0.408 R 0 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10B.A1 R9C10B.F1 R9C9B.F1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.D10 Destination Destination	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64 65	ROUTE CTOF DEL ROUTE CTOF DEL ROUTE Destination Clock Name ROUTE ROUTE Destination Clock Name ROUTE			0 1 0 5 0 2 0 1 1 1 T	Contained to the contai	1.197 R 0.408 R 0 R 0.408 R 0 R 0 R	R8C9C.Q0 R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F0 R9C9B.F0 R8C11D.B0 R8C11D.F0 Source Securce	R9C10C.A1 R9C10C.F1 R9C10B.A1 R9C10B.F1 R9C9B.D1 R9C9B.F1 R9C9B.F0 R8C11D.B0 R8C11D.D10 Destination Destination	deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize deserilaize	er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/ er inst/	/decoderin_/SLICE_126 /decoder_10 /SLICE_115 /decoder_10 /SLICE_121 /decoder_10 /SLICE_121 /decoder_10 /decoder_10	bb_8b/n4_6 bb_8b/n268 cb_8b/n366 cb_8b/n349 bb_8b/n349	33 70 97 CE_1	

Fig 6. Time analysis -MachXO2(1). (2)

2. Power Analysis




Fig 7. Power analysis - MachXO2.

9. Running Link Training on beta_e hardware

- Transfer the two files *.bit that generated from running both make file for MachXO2 and TCL file for ZYNQ side.
- From terminal on beta_e run the following commands:
 - ./prep icsp.sh

Initialize the power, PS clocks, GPIO and I2C.

./prep train lvds.sh

Load the bit file of training on ZYNQ side

./rf sel.py B

Select the PIC16 that connected to the RFE(Routing Fabric East).

 ./pic_jtag_bitload.py /root/train_lvds_ps.bit
 Load the bit file of training to the MachXO2 using the help of PIC16.

o devmem 0xF8000240 32 0xF

Set the rst signal = '0' as it is negated.

devmem 0xF8000240 32 0x0

Fire the rst signal = '1'.

devmem 0xF8000240 32 0xF

Set the rst signal = '0' so the rst signal is fired

./pic_jtag_er1.py

Read the final BER register.