

ILI9341V

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color

Datasheet

Version: V100

Document No.: ILI9341V_DTS_V100_20130423

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com





Table of Contents

Se	ction			Page									
1.	Introd	uction		7									
2.	Featu	res		7									
3.	Block	CDiagram9											
4.	Pin De	Descriptions											
5.	Pad A	rrangem	nent and Coordination	15									
6.	Block	Function	n Description	24									
7.	Functi	ion Desc	cription	26									
	7.1.	MCU	interfaces	26									
		7.1.1.	MCU interface selection	26									
		7.1.2.	8080- I Series Parallel Interface	27									
		7.1.3.	Write Cycle Sequence	28									
		7.1.4.	Read Cycle Sequence	29									
		7.1.5.	8080-	30									
		7.1.6.	Write Cycle Sequence	31									
		7.1.7.	Read Cycle Sequence	32									
		7.1.8.	Serial Interface	33									
		7.1.9.	Write Cycle Sequence	33									
		7.1.10.	Read Cycle Sequence	36									
		7.1.11.	Data Transfer Break and Recovery	40									
		7.1.12.	Data Transfer Pause	42									
		7.1.13.	Serial Interface Pause (3_wire)	43									
		7.1.14.	Parallel Interface Pause	43									
		7.1.15.	Data Transfer Mode	44									
		7.1.16.	Data Transfer Method 1	44									
		7.1.17.	Data Transfer Method 2	44									
	7.2.	RGB I	Interface	45									
		7.2.1.	RGB Interface Selection	45									
		7.2.2.	RGB Interface Timing	49									
	7.3.	VSYN	IC Interface	52									
	7.4.	Color	Depth Conversion Look Up Table	55									
	7.5.	Displa	ay Data RAM (DDRAM)	59									
	7.6.	Displa	ay Data Format	60									
		7.6.1.	3-line Serial Interface	60									
		7.6.2.	4-line Serial Interface	63									
		7.6.3.	8-bit Parallel MCU Interface	65									
		7.6.4.	9-bit Parallel MCU Interface	67									
		7.6.5.	16-bit Parallel MCU Interface	70									





		7.6.6.	18-bit Parallel MCU Interface	76
		7.6.7.	6-bit Parallel RGB Interface	80
		7.6.8.	16-bit Parallel RGB Interface	82
		7.6.9.	18-bit Parallel RGB Interface	82
8.	Comn	nand		83
	8.1.	Comn	nand List	83
	8.2.	Descr	ription of Level 1 Command	91
		8.2.1.	NOP (00h)	91
		8.2.2.	Software Reset (01h)	92
		8.2.3.	Read display identification information (04h)	93
		8.2.4.	Read Display Status (09h)	94
		8.2.5.	Read Display Power Mode (0Ah)	96
		8.2.6.	Read Display MADCTL (0Bh)	97
		8.2.7.	Read Display Pixel Format (0Ch)	98
		8.2.8.	Read Display Image Format (0Dh)	99
		8.2.9.	Read Display Signal Mode (0Eh)	100
		8.2.10.	Read Display Self-Diagnostic Result (0Fh)	101
		8.2.11.	Enter Sleep Mode (10h)	102
		8.2.12.	Sleep Out (11h)	103
		8.2.13.	Partial Mode ON (12h)	105
		8.2.14.	Normal Display Mode ON (13h)	106
		8.2.15.	Display Inversion OFF (20h)	107
		8.2.16.	Display Inversion ON (21h)	108
		8.2.17.	Gamma Set (26h)	109
		8.2.18.	Display OFF (28h)	110
		8.2.19.	Display ON (29h)	111
		8.2.20.	Column Address Set (2Ah)	112
		8.2.21.	Page Address Set (2Bh)	114
		8.2.22.	Memory Write (2Ch)	116
		8.2.23.	Color Set (2Dh)	117
		8.2.24.	Memory Read (2Eh)	118
		8.2.25.	Partial Area (30h)	120
		8.2.26.	Vertical Scrolling Definition (33h)	122
		8.2.27.	Tearing Effect Line OFF (34h)	126
		8.2.28.	Tearing Effect Line ON (35h)	127
		8.2.29.	Memory Access Control (36h)	129
		8.2.30.	Vertical Scrolling Start Address (37h)	131
		8.2.31.	Idle Mode OFF (38h)	133
		8.2.32.	Idle Mode ON (39h)	134





	8.2.33.	COLMOD: Pixel Format Set (3Ah)	136
	8.2.34.	Write_Memory_Continue (3Ch)	137
	8.2.35.	Read_Memory_Continue (3Eh)	139
	8.2.36.	Set_Tear_Scanline (44h)	141
	8.2.37.	Get_Scanline (45h)	142
	8.2.38.	Write Display Brightness (51h)	143
	8.2.39.	Read Display Brightness (52h)	144
	8.2.40.	Write CTRL Display (53h)	145
	8.2.41.	Read CTRL Display (54h)	147
	8.2.42.	Write Content Adaptive Brightness Control (55h)	149
	8.2.43.	Read Content Adaptive Brightness Control (56h)	150
	8.2.44.	Write CABC Minimum Brightness (5Eh)	151
	8.2.45.	Read CABC Minimum Brightness (5Fh)	152
	8.2.46.	Read ID1 (DAh)	153
	8.2.47.	Read ID2 (DBh)	154
	8.2.48.	Read ID3 (DCh)	155
8.3.	Descr	iption of Level 2 Command	156
	8.3.1.	RGB Interface Signal Control (B0h)	156
	8.3.2.	Frame Rate Control (In Normal Mode/Full Colors) (B1h)	157
	8.3.3.	Frame Rate Control (In Idle Mode/8 colors) (B2h)	159
	8.3.4.	Frame Rate control (In Partial Mode/Full Colors) (B3h)	161
	8.3.5.	Display Inversion Control (B4h)	163
	8.3.6.	Blanking Porch Control (B5h)	164
	8.3.7.	Display Function Control (B6h)	166
	8.3.8.	Entry Mode Set (B7h)	170
	8.3.9.	Backlight Control 1 (B8h)	171
	8.3.10.	Backlight Control 2 (B9h)	172
	8.3.11.	Backlight Control 3 (BAh)	174
	8.3.12.	Backlight Control 4 (BBh)	175
	8.3.13.	Backlight Control 5 (BCh)	177
	8.3.14.	Backlight Control 7 (BEh)	178
	8.3.15.	Backlight Control 8 (BFh)	179
	8.3.16.	Power Control 1 (C0h)	180
	8.3.17.	Power Control 2 (C1h)	181
	8.3.18.	VCOM Control 1(C5h)	182
	8.3.19.	VCOM Control 2(C7h)	184
	8.3.20.	NV Memory Write (D0h)	186
	8.3.21.	NV Memory Protection Key (D1h)	187
	8.3.22.	NV Memory Status Read (D2h)	188



8.3.23. Read ID4 (D3h)	189
8.3.24. Positive Gamma Correction (E0h)	190
8.3.25. Negative Gamma Correction (E1h)	191
8.3.26. Digital Gamma Control 1 (E2h)	192
8.3.27. Digital Gamma Control 2(E3h)	193
8.3.28. Interface Control (F6h)	194
8.4 Description of Extend register command	197
8.4.1 Power control A (CBh)	197
8.4.2 Power control B (CFh)	198
8.4.3 Driver timing control A (E8h)	200
8.4.4 Driver timing control B (E9h)	202
8.4.5 Driver timing control C (EAh)	204
8.4.6 Power on sequence control (EDh)	205
8.4.7 Enable 3G (F2h)	206
8.4.8 Pump ratio control (F7h)	207
9. Display Data RAM	208
9.1. Configuration	208
9.2. Memory to Display Address Mapping	209
9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF	209
9.2.2. Vertical Scroll Mode	210
9.2.3. Vertical Scroll Example	211
9.2.4. Case1: TFA+VSA+BFA < 320	211
9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)	211
9.3. MCU to memory write/read direction	213
10. Tearing Effect Output	215
10.1. Tearing Effect Line Modes	215
10.2. Tearing Effect Line Timings	216
11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module	217
11.1. Register loading Detection	217
11.2. Functionality Detection	218
12. Power ON/OFF Sequence	219
12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	219
12.2. Case 2 – RESX line is held Low by Host at Power ON	220
12.3. Uncontrolled Power Off	221
13. Power Level Definition	222
13.1. Power Levels	222
13.2. Power Flow Chart	223
13.3. LCM Voltage Generation	227
14. Gamma Curves Selection	228





14.1. Gamma Default Values (for NW type LC)	228
14.2. Gamma Curves	229
14.2.1. Gamma Curve 1 (GC1), applies the function y=x ^{2.2}	229
14.3. Gamma Curves	230
14.3.1. Grayscale Voltage Generation	230
14.3.2. Positive Gamma Correction	231
14.3.3. Negative Gamma Correction	232
15. Reset	233
15.1. Registers	233
15.2. Output Pins, I/O Pins	234
15.3. Input Pins	234
15.4. Reset Timing	235
16. Configuration of Power Supply Circuit	236
17. NV Memory Programming Flow	238
18. Electrical Characteristics	239
18.1 Absolute Maximum Ratings	239
18.2 DC Characteristics	240
18.2.1 General DC Characteristics	240
18.3 AC Characteristics	242
18.3.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)	242
18.3.2 Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080-	244
18.3.3 Display Serial Interface Timing Characteristics (3-line SPI system)	246
18.3.4 Display Serial Interface Timing Characteristics (4-line SPI system)	247
18.3.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics	248
19 Revision History	249





1. Introduction

ILI9341V is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320 dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

ILI9341V supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9341V can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. ILI9341V supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9341V an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [240xRGB](H) x 320(V)
- Output:
 - > 720 source outputs
 - > 320 gate outputs
 - Common electrode output (VCOM)
- a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
 - ➤ 8-bits, 9-bits, 16-bits, 18-bits interface with 8080- I /8080- II series MCU
 - ➤ 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-line / 4-line serial interface
- Display mode:
 - Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - > Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
 - > 1 preset Gamma curve with separate RGB Gamma correction
- Content Adaptive Brightness Control
- MTP (3 times):
 - > 8-bits for ID1, ID2, ID3
 - > 7-bits for VCOM adjustment






- Low -power consumption architecture
 - Low operating power supplies:
 - VDDI = 1.65V ~ 3.3V (logic)
 - VCI = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 5.5V
 - VCL GND = -1.5V ~ -2.5V
 - > Gate driver output voltage
 - VGH GND = 12.0V ~ 21.0V
 - VGL GND = -7.0V ~ -12.5V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (AVDD 0.2)V
 - VCOML = (VCL+0.2)V ~ 0V
 - VCOMH VCOML ≤ 6.0 V
- ◆ Operate temperature range: -40°C to 85°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only





3. Block Diagram







4. Pin Descriptions

	Power Supply Pins									
Pin Name	I/O	Type	Descriptions							
VDDI	I	Р	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)							
VDDI_LED I			Power supply for LED driver interface. (1.65 ~ 3.3 V) If LED driver is not used, fix this pin at VDDI.							
VCI	I	Analog Power	High voltage power supply for analog circuit blocks (2.5 ~ 3.3 V)							
Vcore	0	Digital Power	Regulated Low voltage level for interface circuits Connect a capacitor for stabilization. Don't apply any external power to this pad							
VSS3	I	I/O Ground	System ground level for I/O circuits.							
VSS	VSS I Digital Ground		System ground level for logic blocks							
VSSA I Ana		Analog Ground	System ground level for analog circuit blocks Connect to VSS on the FPC to prevent noise.							
V55C I Analog Ground			System ground level for analog circuit blocks Connect to VSS on the FPC to prevent noise							

Interface Logic Signals												
Pin Name	I/O	Type										
		-	- Sele	ect the	MCL	J inter	face mode					
			IM3	IM2	IM1	IM0	MCU-Interface Mode	DB Pin in u				
			0	0	0	0	80 MCU 8-bit bus	Register/Content D[7:0]	D[7:0]			
			0	0	0	1	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]			
			0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]			
	I	(VDDI/VSS)	0	0	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]			
				0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/O	JT		
			0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/O	JT			
IM[3:0]			(VDDI/VSS)	1	0	0	0	80 MCU 16-bit bus interface Ⅱ	D[8:1]	D[17:10], D[8:1]		
				1	0	0	1	80 MCU 8-bit bus interface Ⅱ	D[17:10]	D[17:10]		
			1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]			
			1	0	1	1	80 MCU 9-bit bus interface Ⅱ	D[17:10]	D[17:9]			
				1	1	0	1	3-wire 9-bit data serial interface ∏	SDI: In SDO: Ou	t		
			1	1	1	0	4-wire 8-bit data serial interface Ⅱ	SDI: In SDO: Ou	t			
			MPU	Paral	lel int	erface	bus and serial inter	face select				
			If use	RGB	Inter	face r	nust select serial inte	erface.				
			* : Fix	this p	oin at	VDDI	or VSS.					





	1	T	T
RESX	ı	MCU	This signal will reset the device and must be applied to properly
112071		(VDDI/VSS)	initialize the chip.
EXTC	I	MCU (VDDI/VSS)	Signal is active low. Extended command set enable. Low: extended command set is discarded. High: extended command set is accepted. Please connect EXTC to VDDI to read/write extended registers (RB0h~RCFh, RE0h~RFFh)
CSX	I	MCU (VDDI/VSS)	Chip select input pin ("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only. * note1,2
D/CX (SCL)	I	MCU (VDDI/VSS)	(D/CX): This pin is used to select "Data or Command" in the parallel interface. When DCX = 1, data is selected. When DCX = 0, command is selected. (SCL): This pin is used as the serial interface clock in 3-wire 9-bit/4-wire 8-bit serial data interface. If not used, this pin should be connected to VDDI or VSS.
RDX	I	MCU (VDDI/VSS)	8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to VDDI level when not in use.
WRX (D/CX)	I	MCU (VDDI/VSS)	 (WRX) - 8080- I /8080- II system: Serves as a write signal and writes data at the rising edge. (D/CX) - 4-line system: Serves as the selector of command or parameter. Fix to VDDI level when not in use.
D[17:0]	I/O	MCU (VDDI/VSS)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode Fix to VSS level when not in use
SDI/SDA	I/O	MCU (VDDI/VSS)	When IM[3]: Low, Serial in/out signal. When IM[3]: High, Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at VDDI or VSS.
SDO	0	MCU (VDDI/VSS)	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin
TE	0	MCU (VDDI/VSS)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.
DOTCLK	I	MCU (VDDI/VSS)	Dot clock signal for RGB interface operation. Fix to VDDI or VSS level when not in use.
VSYNC	I	MCU (VDDI/VSS)	Frame synchronizing signal for RGB interface operation. Fix to VDDI or VSS level when not in use.
HSYNC	I	MCU (VDDI/VSS)	Line synchronizing signal for RGB interface operation. Fix to VDDI or VSS level when not in use.
DE	I	MCU (VDDI/VSS)	Data enable signal for RGB interface operation. Fix to VDDI or VSS level when not in use.





Note.

1. If CSX is connected to VSS in Parallel interface mode, there will be no abnormal visible effect to the display module.

Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions.

Furthermore there will be no influence to the Power Consumption of the display module.

2. When CSX='1', there is no influence to the parallel and serial interface.





LCD Driver Input/Output Pins										
Pin Name	I/O	Туре	Descriptions							
S720~S1	0	Source	Source output signals Leave the pin to open when not in use.							
G320~G1	0	Gate	Gate output signals. Leave the pin to open when not in use.							
AVDD	0	Power Stabilizing capacitor	Output voltage of 1st step up circuit (2 x VCI). Input voltage to 2nd step up circuit. Generated power output pad for source driver block. Connect this pad to the capacitor for stabilization.							
VGH	0	Power Stabilizing capacitor	Power supply for the gate driver. Adjust the VGH level with the BT[2:0] bits. Connect this pad with a stabilizing capacitor.							
VGL	0	Power Stabilizing capacitor	Power supply for the gate driver. Adjust the VGL level with the BT[2:0] bits. Connect this pad with a stabilizing capacitor.							
VCL	0	Power Stabilizing capacitor	Power supply for VCOML. VCL = 0~ - VCI Connect this pad with a stabilizing capacitor.							
C11P, C11M C12P, C12M	Р	Stabilizing capacitor	Connect the charge-pumping capacitor for generating AVDD level.							
C21P, C21M C22P, C22M	Р	Stabilizing capacitor	Connect the charge-pumping capacitor for generating VGH, VGL level.							
GVDD	0		High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.							
VCOM	0		Power supply pad for the TFT- display counter electrode. Charge recycling method is used with VCI and VSSA voltage. Connect this pad to the TFT-display counter electrode.							
LEDPWM	0		Output pin for PWM (Pulse Width Modulation) signal of LED driving. If not used, open this pad.							
LEDON	0		Output pin for enabling LED driving. If not used, open this pad.							

	Test Pins								
Pin Name	1/0	Type	Descriptions						
DUMMY	ı	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.						
INT_TEST1 - Oper		Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.						






Liquid crystal power supply specifications Table

No.	Item		Description				
1	TFT Source Driver		720 pins (240 x RGB)				
2	TFT Gate Driver		320 pins				
3	TFT Display's Capacitor Structu	re	Cst structure only (Cs on Common)				
		S1 ~ S720	V0 ~ V63 grayscales				
4	Liquid Crystal Drive Output	G1 ~ G320	VGH - VGL				
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes				
5	Input Voltage	VDDI	1.65V ~ 3.30V				
5	Input Voltage	VCI	2.50V ~ 3.30V				
		AVDD	4.5V ~ 5.5V				
	Liquid Crystal Drive Voltages	VGH	12.0V ~ 21.0V				
6		VGL	-7.0V ~ -12.5V				
		VCL	-1.5V ~ -2.5V				
		VGH - VGL	Max. 32.0V				
		AVDD	VCI x2,				
7	Internal Step up Circuite	VGH	VCI x4, x5, x6, x7				
'	Internal Step-up Circuits	VGL	VCI x-4, x-5, x-6				
		VCL	VCI x-1				





5. Pad Arrangement and Coordination







No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1	DUMMY	-7292.5	-248	51	C12M	-4292.5	-248	101	VSSA	-1292.5	-248	151	LEDPWM	2245	-248
2	DUMMY	-7232.5	-248	52	C12M	-4232.5	-248	102	VSSA	-1232.5	-248	152	LEDON	2330	-248
3	VCOM	-7172.5	-248	53	C11P	-4172.5	-248	103	VSSA	-1172.5	-248	153	VDDI LED	2402.5	-248
4	VCOM	-7112.5	-248	54	C11P	-4112.5	-248	104	VSSA	-1112.5	-248	154	VDDI LED	2462.5	-248
5	VCOM	-7052.5	-248	55	C11P	-4052.5	-248			-1052.5	-248	155	DB[18] Dummy		-248
6	VCOM	-6992.5	-248	56	C11P	-3992.5	-248			-992.5	-248	156	DB[19] Dummy		-248
7	VCOM	-6932.5	-248	57	C11P	-3932.5	-248	107	VGS	-932.5	-248	157	DB[20] Dummy	2705	-248
8	VCOM	-6872.5	-248	58	C11P	-3872.5	-248	108	VGS	-872.5	-248	158	DB[21]_Dummy		-248
9	VCOM	-6812.5	-248	59	C11P	-3812.5	-248	109	EXTC	-812.5	-248	159	DB[22] Dummy	2875	-248
10	VCOM	-6752.5	-248	60	C11M	-3752.5	-248	110	IM<3>	-752.5	-248	160	DB[23]_Dummy	2960	-248
11	DUMMY	-6692.5	-248	61	C11M	-3692.5	-248	111	IM<2>	-692.5	-248	161	DUMMY	3032.5	-248
12	C22P	-6632.5	-248	62	C11M	-3632.5	-248	112	IM<1>	-632.5	-248	162	VDDI	3092.5	-248
13	C22P	-6572.5	-248	63	C11M	-3572.5	-248	113	IM<0>	-572.5	-248	163	VDDI	3152.5	-248
14	C22M	-6512.5	-248	64	C11M	-3512.5	-248	114	RESX	-512.5	-248	164	VDDI	3212.5	-248
15	C22M	-6452.5	-248	65	C11M	-3452.5	-248	115	CSX	-452.5	-248	165	VDDI	3272.5	-248
16	C21P	-6392.5	-248	66	C11M	-3392.5	-248	116	DCX	-392.5	-248	166	VDDI	3332.5	-248
17	C21P	-6332.5	-248	67	(GND)	-3332.5	-248	117	WRX	-332.5	-248	167	VDDI	3392.5	-248
18	C21M	-6272.5	-248	68	(GND)	-3272.5	-248	118	RDX	-272.5	-248	168	VDDI	3452.5	-248
19	C21M	-6212.5	-248	69	(GND)	-3212.5	-248	119	DUMMY	-212.5	-248	169	Vcore	3512.5	-248
20	VGH	-6152.5	-248	70	(GND)	-3152.5	-248	120	VSYNC	-152.5	-248	170	Vcore	3572.5	-248
21	VGH	-6092.5	-248	71	(GND)	-3092.5	-248	121	HSYNC	-92.5	-248	171	Vcore	3632.5	-248
22	VGH	-6032.5	-248	72	(GND)	-3032.5	-248	122	ENABL	-32.5	-248	172	Vcore	3692.5	-248
23	VGH	-5972.5	-248	73	(GND)	-2972.5	-248	123	DOTCLK	27.5	-248	173	Vcore	3752.5	-248
24	VGH	-5912.5	-248	74	VCI	-2912.5	-248	124	DUMMY	87.5	-248	174	Vcore	3812.5	-248
25	DUMMY	-5852.5	-248	75	VCI	-2842.5	-248	125	SDA	160	-248	175	Vcore	3872.5	-248
26	VGL	-5792.5	-248	76	VCI	-2792.5	-248	126	DB[0]	245	-248	176	Vcore	3932.5	-248
27	VGL	-5732.5	-248	77	VCI	-2732.5	-248	127	DB[1]	330	-248	177	Vcore	3992.5	-248
28	VGL	-5672.5	-248	78	VCI	-2672.5	-248	128	DB[2]	415	-248	178	Vcore	4052.5	-248
29	VGL	-5612.5	-248	79	VCI	-2612.5	-248	129	DB[3]	500	-248	179	Vcore	4112.5	-248
30	VGL	-5552.5	-248	80	VCI	-2552.5	-248	130	DUMMY	572.5	-248	180	Vcore	4172.5	-248
31	VGL	-5492.5	-248	81	VCI	-2492.5	-248	131	DB[4]	645	-248	181	Vcore	4232.5	-248
32	AVDD	-5432.5	-248	82	VSS3	-2432.5	-248	132	DB[5]	730	-248	182	Vcore	4292.5	-248
33	AVDD	-5372.5	-248	83	VSS3	-2372.5	-248	133	DB[6]	815	-248	183	DUMMY	4352.5	-248
34	AVDD	-5312.5	-248	84	VSS3	-2312.5	-248	134	DB[7]	900	-248	184	GVDD	4412.5	-248
35	AVDD	-5252.5	-248	85	VSS	-2252.5	-248	135	DUMMY	972.5	-248	185	GVDD	4472.5	-248
36	AVDD	-5192.5	-248	86	VSS	-2192.5	-248	136	DB[8]	1045	-248	186	GVDD	4532.5	-248
37	AVDD	-5132.5	-248	87	VSS	-2132.5	-248	137	DB[9]	1130	-248	187	GVDD	4592.5	-248
38	AVDD	-5072.5	-248	88	VSS	-2072.5	-248	138	DB[10]	1215	-248	188	DUMMY	4652.5	-248
39	C12P	-5012.5	-248	89	VSS	-2012.5	-248	139	DB[11]	1300	-248	189	DUMMY	4712.5	-248
40	C12P	-4952.5	-248	90	VSS	-1952.5	-248	140	DUMMY	1372.5	-248	190	VCL	4772.5	-248
41	C12P	-4892.5	-248	91	VSSC	-1892.5	-248	141	DB[12]	1445	-248	191	VCL	4832.5	-248
42	C12P	-4832.5	-248	92	VSSC	-1832.5	-248	142	DB[13]	1530	-248	192	VCL	4892.5	-248
43	C12P	-4772.5	-248	93	VSSC	-1772.5	-248	143	DB[14]	1615	-248	193	VCL	4952.5	-248
44	C12P	-4712.5	-248	94	VSSC	-1712.5	-248	144	DB[15]	1700	-248	194	VCL	5012.5	-248
45	C12P	-4652.5	-248	95	VSSC	-1652.5	-248		DUMMY	1772.5	-248	195	VCL	5072.5	-248
46	C12M	-4592.5	-248	96	VSSC	-1592.5	-248	146	DB[16]	1845	-248	196	VCL	5132.5	-248
47	C12M	-4532.5	-248	97	VSSC	-1532.5	-248		DB[17]	1930	-248		VCL	5192.5	
48	C12M	-4472.5	-248	98	VSSA	-1472.5	-248		DUMMY	2002.5	-248		DUMMY	5252.5	-248
49	C12M	-4412.5	-248	99	VSSA	-1412.5	-248	149	TE	2075	-248		DUMMY	5312.5	-248
50	C12M	-4352.5	-248	100	VSSA	-1352.5	-248	150	SDO	2160	-248		DUMMY	5372.5	-248





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
201	DUMMY	5432.5	-248	251	G32	7147	224	301	G132	6447	224	351	G232	5747	224
202	DUMMY	5492.5	-248	252	G34	7133	93	302	G134	6433	93	352	G234	5733	93
203	DUMMY	5552.5	-248	253	G36	7119	224	303	G136	6419	224	353	G236	5719	224
204	DUMMY	5612.5	-248	254	G38	7105	93	304	G138	6405	93	354	G238	5705	93
205	DUMMY	5672.5	-248	255	G40	7091	224	305	G140	6391	224	355	G240	5691	224
206	(GND)	5732.5	-248	256	G42	7077	93	306	G142	6377	93	356	G242	5677	93
207	(GND)	5792.5	-248	257	G44	7063	224	307	G144	6363	224	357	G244	5663	224
208	(GND)	5852.5	-248	258	G46	7049	93	308	G146	6349	93	358	G246	5649	93
209	(GND)	5912.5	-248	259	G48	7035	224	309	G148	6335	224	359	G248	5635	224
210	(GND)	5972.5	-248	260	G50	7021	93	310	G150	6321	93	360	G250	5621	93
211	(GND)	6032.5	-248	261	G52	7007	224	311	G152	6307	224	361	G252	5607	224
212	(GND)	6092.5	-248	262	G54	6993	93	312	G154	6293	93	362	G254	5593	93
213	(GND)	6152.5	-248	263	G56	6979	224	313	G156	6279	224	363	G256	5579	224
214	DUMMY	6212.5	-248	264	G58	6965	93	314	G158	6265	93	364	G258	5565	93
215	DUMMY	6272.5	-248	265	G60	6951	224	315	G160	6251	224	365	G260	5551	224
216	DUMMY	6332.5	-248	266	G62	6937	93	316	G162	6237	93	366	G262	5537	93
217	DUMMY	6392.5	-248	267	G64	6923	224	317	G164	6223	224	367	G264	5523	224
218	DUMMY	6452.5	-248	268	G66	6909	93	318	G166	6209	93	368	G266	5509	93
219	DUMMY	6512.5	-248	269	G68	6895	224	319	G168	6195	224	369	G268	5495	224
220	DUMMY	6572.5	-248	270	G70	6881	93	320	G170	6181	93	370	G270	5481	93
221	DUMMY	6632.5	-248	271	G72	6867	224	321	G172	6167	224	371	G272	5467	224
222	DUMMY	6692.5	-248	272	G74	6853	93	322	G174	6153	93	372	G274	5453	93
223	VCOM	6752.5	-248	273	G76	6839	224	323	G176	6139	224	373	G276	5439	224
224	VCOM	6812.5	-248	274	G78	6825	93	324	G178	6125	93	374	G278	5425	93
225	VCOM	6872.5	-248	275	G80	6811	224	325	G180	6111	224	375	G280	5411	224
226	VCOM	6932.5	-248	276	G82	6797	93	326	G182	6097	93	376	G282	5397	93
227	VCOM	6992.5	-248	277	G84	6783	224	327	G184	6083	224	377	G284	5383	224
228	VCOM	7052.5	-248	278	G86	6769	93	328	G186	6069	93	378	G286	5369	93
229	VCOM	7112.5	-248	279	G88	6755	224	329	G188	6055	224	379	G288	5355	224
230	VCOM	7172.5	-248	280	G90	6741	93	330	G190	6041	93	380	G290	5341	93
231	VCOML	7232.5	-248	281	G92	6727	224	331	G192	6027	224	381	G292	5327	224
232	VCOMH	7292.5	-248	282	G94	6713	93	332	G194	6013	93	382	G294	5313	93
233	DUMMY	7399	224	283	G96	6699	224	333	G196	5999	224	383	G296	5299	224
234	DUMMY	7385	93	284	G98	6685	93	334	G198	5985	93	384	G298	5285	93
235	DUMMY	7371	224	285	G100	6671	224	335	G200	5971	224	385	G300	5271	224
236	G2	7357	93	286	G102	6657	93	336	G202	5957	93	386	G302	5257	93
237	G4	7343	224	287	G104	6643	224	337	G204	5943	224	387	G304	5243	224
238	G6	7329	93	288	G106	6629	93	338	G206	5929	93	388	G306	5229	93
239	G8	7315	224	289	G108	6615	224	339	G208	5915	224	389	G308	5215	224
240	G10	7301	93	290	G110	6601	93	340	G210	5901	93	390	G310	5201	93
241	G12	7287	224	291	G112	6587	224	341	G212	5887	224	391	G312	5187	224
242	G14	7273	93	292	G114	6573	93	342	G214	5873	93	392	G314	5173	93
243 244	G16 G18	7259 7245	224 93	293 294	G116 G118	6559 6545	93	343 344	G216 G218	5859 5845	93	393 394	G316 G318	5159 5145	224 93
244	G20	7245	224	295	G120	6531	93 224	345	G216 G220	5831	224	395	G310 G320	5131	224
245	G20 G22	7217	93	295	G120 G122	6517	93	345	G220 G222	5817	93	395	S720	5075	93
246	G24	7203	224	296	G124	6503	93 224	347	G224	5803	224	396	S720 S719	5061	224
248	G26	7189	93	298	G124 G126	6489	93	348	G224 G226	5789	93	398	S719 S718	5047	93
249	G28	7175	224	299	G128	6475	224	349	G228	5775	224	399	S716 S717	5033	224
	G28 G30	7161	93		G126		93		G230	5761	93			5019	93
250	G30	101	ಶು	300	G 13U	6461	ყა	350	G23U	10/01	უა	400	S716	JU 19	၂ဗ၁





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
401	S715	5005	224	451	S665	4305	224	501	S615	3605	224	551	S565	2905	224
402	S714	4991	93	452	S664	4291	93	502	S614	3591	93	552	S564	2891	93
403	S713	4977	224	453	S663	4277	224	503	S613	3577	224	553	S563	2877	224
404	S712	4963	93	454	S662	4263	93	504	S612	3563	93	554	S562	2863	93
405	S711	4949	224	455	S661	4249	224	505	S611	3549	224	555	S561	2849	224
406	S710	4935	93	456	S660	4235	93	506	S610	3535	93	556	S560	2835	93
407	S709	4921	224	457	S659	4221	224	507	S609	3521	224	557	S559	2821	224
408	S708	4907	93	458	S658	4207	93	508	S608	3507	93	558	S558	2807	93
409	S707	4893	224	459	S657	4193	224	509	S607	3493	224	559	S557	2793	224
410	S706	4879	93	460	S656	4179	93	510	S606	3479	93	560	S556	2779	93
411	S705	4865	224	461	S655	4165	224	511	S605	3465	224	561	S555	2765	224
412	S704	4851	93	462	S654	4151	93	512	S604	3451	93	562	S554	2751	93
413	S703	4837	224	463	S653	4137	224	513	S603	3437	224	563	S553	2737	224
414	S702	4823	93	464	S652	4123	93	514	S602	3423	93	564	S552	2723	93
415	S701	4809	224	465	S651	4109	224	515	S601	3409	224	565	S551	2709	224
416	S700	4795	93	466	S650	4095	93	516	S600	3395	93	566	S550	2695	93
417	S699	4781	224	467	S649	4081	224	517	S599	3381	224	567	S549	2681	224
418	S698	4767	93	468	S648	4067	93	518	S598	3367	93	568	S548	2667	93
419	S697	4753	224	469	S647	4053	224	519	S597	3353	224	569	S547	2653	224
420	S696	4739	93	470	S646	4039	93	520	S596	3339	93	570	S546	2639	93
421	S695	4725	224	471	S645	4025	224	521	S595	3325	224	571	S545	2625	224
422	S694	4711	93	472	S644	4011	93	522	S594	3311	93	572	S544	2611	93
423	S693	4697	224	473	S643	3997	224	523	S593	3297	224	573	S543	2597	224
424	S692	4683	93	474	S642	3983	93	524	S592	3283	93	574	S542	2583	93
425	S691	4669	224	475	S641	3969	224	525	S591	3269	224	575	S541	2569	224
426	S690	4655	93	476	S640	3955	93	526	S590	3255	93	576	S540	2555	93
427	S689	4641	224	477	S639	3941	224	527	S589	3241	224	577	S539	2541	224
428	S688	4627	93	478	S638	3927	93	528	S588	3227	93	578	S538	2527	93
429	S687	4613	224	479	S637	3913	224	529	S587	3213	224	579	S537	2513	224
430	S686	4599	93	480	S636	3899	93	530	S586	3199	93	580	S536	2499	93
431	S685	4585	224	481	S635	3885	224	531	S585	3185	224	581	S535	2485	224
432	S684	4571	93	482	S634	3871	93	532	S584	3171	93	582	S534	2471	93
433	S683	4557	224	483	S633	3857	224	533	S583	3157	224	583	S533	2457	224
434	S682	4543	93	484	S632	3843	93	534	S582	3143	93	584	S532	2443	93
	S681	4529	224		S631		224		S581	3129	224		S531	2429	224
436	S680	4515	93		S630	3815	93	536	S580	3115	93	586	S530	2415	93
	S679	4501	224		S629	3801	224	537	S579	3101	224	587	S529	2401	224
	S678	4487	93	488	S628	3787	93	538	S578	3087	93	588	S528	2387	93
439	S677	4473	224	489	S627	3773	224	539	S577	3073	224	589	S527	2373	224
440	S676	4459	93	490	S626	3759	93	540	S576	3059	93	590	S526	2359	93
441	S675	4445	224	491	S625	3745	224	541	S575	3045	224	591	S525	2345	224
442	S674	4431	93	492	S624	3731	93	542	S574	3031	93	592	S524	2331	93
443	S673	4417	224	493	S623	3717	224	543	S573	3017	224	593	S523	2317	224
444	S672	4403	93	494	S622	3703	93	544	S572	3003	93	594	S522	2303	93
445	S671	4389	224	495	S621	3689	224	545	S572	2989	224	595	S522	2289	224
446	S670	4375	93	496	S620	3675	93	546	S570	2975	93	596	S520	2275	93
447	S669	4361	224		S619	3661	224	547	S569	2961	224	597	S519	2261	224
448	S668	4347	93		S618	3647	93	548	S568	2947	93	598	S519	2247	93
449	S667	4333	224	499	S617	3633	224	549	S567	2933	224	599	S516	2233	224
							1								_
450	S666	4319	93	500	S616	3619	93	550	S566	2919	93	600	S516	2219	93





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
601	S515	2205	224	651	S465	1505	224	701	S415	805	224	751	S365	105	224
602	S514	2191	93	652	S464	1491	93	702	S414	791	93	752	S364	91	93
603	S513	2177	224	653	S463	1477	224	703	S413	777	224	753	S363	77	224
604	S512	2163	93	654	S462	1463	93	704	S412	763	93	754	S362	63	93
605	S511	2149	224	655	S461	1449	224	705	S411	749	224	755	S361	49	224
606	S510	2135	93	656	S460	1435	93	706	S410	735	93	756	S360	-49	93
607	S509	2121	224	657	S459	1421	224	707	S409	721	224	757	S359	-63	224
608	S508	2107	93	658	S458	1407	93	708	S408	707	93	758	S358	-77	93
609	S507	2093	224	659	S457	1393	224	709	S407	693	224	759	S357	-91	224
610	S506	2079	93	660	S456	1379	93	710	S406	679	93	760	S356	-105	93
611	S505	2065	224	661	S455	1365	224	711	S405	665	224	761	S355	-119	224
612	S504	2051	93	662	S454	1351	93	712	S404	651	93	762	S354	-133	93
613	S503	2037	224	663	S453	1337	224	713	S403	637	224	763	S353	-147	224
614	S502	2023	93	664	S452	1323	93	714	S402	623	93	764	S352	-161	93
615	S501	2009	224	665	S451	1309	224	715	S401	609	224	765	S351	-175	224
616	S500	1995	93	666	S450	1295	93	716	S400	595	93	766	S350	-189	93
617	S499	1981	224	667	S449	1281	224	717	S399	581	224	767	S349	-203	224
618	S498	1967	93	668	S448	1267	93	718	S398	567	93	768	S348	-217	93
619	S497	1953	224	669	S447	1253	224	719	S397	553	224	769	S347	-231	224
620	S496	1939	93	670	S446	1239	93	720	S396	539	93	770	S346	-245	93
621	S495	1925	224	671	S445	1225	224	721	S395	525	224	771	S345	-259	224
622	S494	1911	93	672	S444	1211	93	722	S394	511	93	772	S344	-273	93
623	S493	1897	224	673	S443	1197	224	723	S393	497	224	773	S343	-287	224
624	S492	1883	93	674	S442	1183	93	724	S392	483	93	774	S342	-301	93
625	S491	1869	224	675	S441	1169	224	725	S391	469	224	775	S341	-315	224
626	S490	1855	93	676	S440	1155	93	726	S390	455	93	776	S340	-329	93
627	S489	1841	224	677	S439	1141	224	727	S389	441	224	777	S339	-343	224
628	S488	1827	93	678	S438	1127	93	728	S388	427	93	778	S338	-357	93
629	S487	1813	224	679	S437	1113	224	729	S387	413	224	779	S337	-371	224
630	S486	1799	93	680	S436	1099	93	730	S386	399	93	780	S336	-385	93
631	S485	1785	224	681	S435	1085	224	731	S385	385	224	781	S335	-399	224
632	S484	1771	93	682	S434	1071	93	732	S384	371	93	782	S334	-413	93
633	S483	1757	224	683	S433	1057	224	733	S383	357	224	783	S333	-427	224
634	S482	1743	93	684	S432	1043	93	734	S382	343	93	784	S332	-441	93
635	S481	1729	224	685	S431	1029	224	735	S381	329	224	785	S331	-455	224
636	S480	1715	93	686	S430	1015	93	736	S380	315	93	786	S330	-469	93
637	S479	1701	224	687	S429	1001	224	737	S379	301	224	787	S329	-483	224
638	S478	1687	93	688	S428	987	93	738	S378	287	93	788	S328	-497	93
639	S477	1673	224	689	S427	973	224	739	S377	273	224	789	S327	-511	224
640	S476	1659	93	690	S426	959	93	740	S376	259	93	790	S326	-525	93
641	S475	1645	224	691	S425	945	224	741	S375	245	224	791	S325	-539	224
642	S474		93	692	S424	931	93	742	S374	231	93	792	S324	-553	93
643	S473	1617	224	693	S423	917	224	743	S373	217	224	793	S323	-567	224
644	S472		93	694	S422	903	93	744	S372	203	93	794	S322	-581	93
645	S471	1589	224	695	S421	889	224	745	S371	189	224	795	S321	-595	224
646	S470	1575	93	696	S420	875	93	746	S370	175	93	796	S320	-609	93
647	S469	1561	224	697	S419	861	224	747	S369	161	224	797	S319	-623	224
648	S468		93	698	S418	847	93	748	S368	147	93	798	S318	-637	93
649	S467		224	699	S417	833	224	749	S367	133	224	799	S317	-651	224
	S466	1519			S416	819	93	750	S366	119	93	800	S316	-665	93





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
801	S315	-679	224	851	S265	-1379	224	901	S215	-2079	224	951	S165	-2779	224
802	S314	-693	93	852	S264	-1393	93	902	S214	-2093	93	952	S164	-2793	93
803	S313	-707	224	853	S263	-1407	224	903	S213	-2107	224	953	S163	-2807	224
804	S312	-721	93	854	S262	-1421	93	904	S212	-2121	93	954	S162	-2821	93
805	S311	-735	224	855	S261	-1435	224	905	S211	-2135	224	955	S161	-2835	224
806	S310	-749	93	856	S260	-1449	93	906	S210	-2149	93	956	S160	-2849	93
807	S309	-763	224	857	S259	-1463	224	907	S209	-2163	224	957	S159	-2863	224
808	S308	-777	93	858	S258	-1477	93	908	S208	-2177	93	958	S158	-2877	93
809	S307	-791	224	859	S257	-1491	224	909	S207	-2191	224	959	S157	-2891	224
810	S306	-805	93	860	S256	-1505	93	910	S206	-2205	93	960	S156	-2905	93
811	S305	-819	224	861	S255	-1519	224	911	S205	-2219	224	961	S155	-2919	224
812	S304	-833	93	862	S254	-1533	93	912	S204	-2233	93	962	S154	-2933	93
813	S303	-847	224	863	S253	-1547	224	913	S203	-2247	224	963	S153	-2947	224
814	S302	-861	93	864	S252	-1561	93	914	S202	-2261	93	964	S152	-2961	93
815	S301	-875	224	865	S251	-1575	224	915	S201	-2275	224	965	S151	-2975	224
816	S300	-889	93	866	S250	-1589	93	916	S200	-2289	93	966	S150	-2989	93
817	S299	-903	224	867	S249	-1603	224	917	S199	-2303	224	967	S149	-3003	224
818	S298	-917	93	868	S248	-1617	93	918	S198	-2317	93	968	S148	-3017	93
819	S297	-931	224	869	S247	-1631	224	919	S197	-2331	224	969	S147	-3031	224
820	S296	-945	93	870	S246	-1645	93	920	S196	-2345	93	970	S146	-3045	93
821	S295	-959	224	871	S245	-1659	224	921	S195	-2359	224	971	S145	-3059	224
822	S294	-973	93	872	S244	-1673	93	922	S194	-2373	93	972	S144	-3073	93
823	S293	-987	224	873	S243	-1687	224	923	S193	-2387	224	973	S143	-3087	224
824	S292	-1001	93	874	S242	-1701	93	924	S192	-2401	93	974	S142	-3101	93
825	S291	-1015	224	875	S241	-1715	224	925	S191	-2415	224	975	S141	-3115	224
826	S290	-1029	93	876	S240	-1729	93	926	S190	-2429	93	976	S140	-3129	93
827	S289	-1043	224	877	S239	-1743	224	927	S189	-2443	224	977	S139	-3143	224
828	S288	-1057	93	878	S238	-1757	93	928	S188	-2457	93	978	S138	-3157	93
829	S287	-1071	224	879	S237	-1771	224	929	S187	-2471	224	979	S137	-3171	224
830	S286	-1085	93	880	S236	-1785	93	930	S186	-2485	93	980	S136	-3185	93
831	S285	-1099	224	881	S235	-1799	224	931	S185	-2499	224	981	S135	-3199	224
832	S284	-1113	93	882	S234	-1813	93	932	S184	-2513	93	982	S134	-3213	93
833	S283	-1127	224	883	S233	-1827	224	933	S183	-2527	224	983	S133	-3227	224
834	S282	-1141	93	884	S232	-1841	93	934	S182	-2541	93	984	S132	-3241	93
835	S281	-1155	224	885	S231	-1855	224	935	S181	-2555	224	985	S131	-3255	224
836	S280	-1169	93	886	S230	-1869	93	936	S180	-2569	93	986	S130	-3269	93
837	S279	-1183	224	887	S229	-1883	224	937	S179	-2583	224	987	S129	-3283	224
838	S278	-1197	93	888	S228	-1897	93	938	S178	-2597	93	988	S128	-3297	93
839	S277	-1211	224	889	S227	-1911	224	939	S177	-2611	224	989	S127	-3311	224
840	S276	-1225	93	890	S226	-1925	93	940	S176	-2625	93	990	S126	-3325	93
841	S275	-1239	224	891	S225	-1939	224	941	S175	-2639	224	991	S125	-3339	224
842	S274	-1253	93	892	S224	-1953	93	942	S174	-2653	93	992	S124	-3353	93
843	S273	-1267	224	893	S223	-1967	224	943	S173	-2667	224	993	S123	-3367	224
844	S272	-1281	93	894	S222	-1981	93	944	S172	-2681	93	994	S122	-3381	93
845	S271	-1295	224	895	S221	-1995	224	945	S171	-2695	224	995	S121	-3395	224
846	S270	-1309	93	896	S220	-2009	93	946	S170	-2709	93	996	S120	-3409	93
847	S269	-1323	224	897	S219	-2023	224	947	S169	-2723	224	997	S119	-3423	224
848	S268	-1337	93	898	S218	-2037	93	948	S168	-2737	93	998	S118	-3437	93
849	S267	-1351	224	899	S217	-2051	224	949	S167	-2751	224	999	S117	-3451	224
850	S266		93	900	S216	-2065	93	950	S166	-2765	93		S116	-3465	93





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1001	S115	-3479	224	1051	S65	-4179	224	1101	S15	-4879	224	1151	G249	-5621	224
1002	S114	-3493	93	1052	S64	-4193	93	1102	S14	-4893	93	1152	G247	-5635	93
1003	S113	-3507	224	1053	S63	-4207	224	1103	S13	-4907	224	1153	G245	-5649	224
1004	S112	-3521	93	1054	S62	-4221	93	1104	S12	-4921	93	1154	G243	-5663	93
1005	S111	-3535	224	1055	S61	-4235	224	1105	S11	-4935	224	1155	G241	-5677	224
1006	S110	-3549	93	1056	S60	-4249	93	1106	S10	-4949	93	1156	G239	-5691	93
1007	S109	-3563	224	1057	S59	-4263	224	1107	S9	-4963	224	1157	G237	-5705	224
1008	S108	-3577	93	1058	S58	-4277	93	1108	S8	-4977	93	1158	G235	-5719	93
1009	S107	-3591	224	1059	S57	-4291	224	1109	S7	-4991	224	1159	G233	-5733	224
1010	S106	-3605	93	1060	S56	-4305	93	1110	S6	-5005	93	1160	G231	-5747	93
1011	S105	-3619	224	1061	S55	-4319	224	1111	S5	-5019	224	1161	G229	-5761	224
1012	S104	-3633	93	1062	S54	-4333	93	1112	S4	-5033	93	1162	G227	-5775	93
1013	S103	-3647	224	1063	S53	-4347	224	1113	S3	-5047	224	1163	G225	-5789	224
1014	S102	-3661	93	1064	S52	-4361	93	1114	S2	-5061	93	1164	G223	-5803	93
1015	S101	-3675	224	1065	S51	-4375	224	1115	S1	-5075	224	1165	G221	-5817	224
1016	S100	-3689	93	1066	S50	-4389	93	1116	G319	-5131	93	1166	G219	-5831	93
1017	S99	-3703	224	1067	S49	-4403	224	1117	G317	-5145	224	1167	G217	-5845	224
1018	S98	-3717	93	1068	S48	-4417	93	1118	G315	-5159	93	1168	G215	-5859	93
1019	S97	-3731	224	1069	S47	-4431	224	1119	G313	-5173	224	1169	G213	-5873	224
1020	S96	-3745	93	1070	S46	-4445	93	1120	G311	-5187	93	1170	G211	-5887	93
1021	S95	-3759	224	1071	S45	-4459	224	1121	G309	-5201	224	1171	G209	-5901	224
1022	S94	-3773	93	1072	S44	-4473	93	1122	G307	-5215	93	1172	G207	-5915	93
1023	S93	-3787	224	1073	S43	-4487	224	1123	G305	-5229	224	1173	G205	-5929	224
1024	S92	-3801	93	1074	S42	-4501	93	1124	G303	-5243	93	1174	G203	-5943	93
1025	S91	-3815	224	1075	S41	-4515	224	1125	G301	-5257	224	1175	G201	-5957	224
1026	S90	-3829	93	1076	S40	-4529	93	1126	G299	-5271	93	1176	G199	-5971	93
1027	S89	-3843	224	1077	S39	-4543	224	1127	G297	-5285	224	1177	G197	-5985	224
1028	S88	-3857	93	1078	S38	-4557	93	1128	G295	-5299	93	1178	G195	-5999	93
1029	S87	-3871	224	1079	S37	-4571	224	1129	G293	-5313	224	1179	G193	-6013	224
1030	S86	-3885	93	1080	S36	-4585	93	1130	G291	-5327	93	1180	G191	-6027	93
1031	S85	-3899	224	1081	S35	-4599	224	1131	G289	-5341	224	1181	G189	-6041	224
1032	S84	-3913	93	1082	S34	-4613	93	1132	G287	-5355	93	1182	G187	-6055	93
1033	S83	-3927	224	1083	S33	-4627	224	1133	G285	-5369	224	1183	G185	-6069	224
1034	S82	-3941	93	1084	S32	-4641	93	1134	G283	-5383	93	1184	G183	-6083	93
1035			224	1085	1	-4655	224	1135	G281	-5397	224		G181	-6097	224
1036	S80	-3969	93	1086	S30	-4669	93	1136	G279	-5411	93	1186	G179	-6111	93
1037	S79	-3983	224	1087	S29	-4683	224	1137	G277	-5425	224	1187	G177	-6125	224
	S78	-3997	93	1088	S28	-4697	93	1138	G275	-5439	93	1188	G175	-6139	93
1039	S77	-4011	224	1089	S27	-4711	224	1139	G273	-5453	224	1189	G173	-6153	224
1040	S76	-4025	93	1090	S26	-4725	93	1140	G271	-5467	93	1190	G171	-6167	93
1041	S75	-4039	224	1091	S25	-4739	224	1141	G269	-5481	224	1191	G169	-6181	224
1042	S74	-4053	93	1092	S24	-4753	93	1142	G267	-5495	93	1192	G167	-6195	93
1043	S73	-4067	224	1093	S23	-4767	224	1143	G265	-5509	224	1193	G165	-6209	224
1044	S72	-4081	93	1094	S22	-4781	93	1144	G263	-5523	93	1194	G163	-6223	93
1044	S71	-4095	224	1094	S21	- 4 781	224	1145	G261	-5537	224	1195	G161	-6237	224
1045	S70	-41093	93	1095	S20	-4793 -4809	93	1146	G259	-5551	93	1196	G159	-6251	93
1040	S69	-4123	224	1090	S19	-4823	224	1147	G259 G257	-5565	224	1197	G159 G157	-6265	224
1047	S68	-4123 -4137	93	1097	S18	- 4 623	93	1148	G257 G255	-5579	93	1198	G157 G155	-6279	93
1048	S67	-4151	224		S17	- 4 657	224	1149	G253	-5593	224	1199	G153	-6293	224
			1 1		S16		93				93				93
1050	300	-4165	93	1100	010	-4865	ყა	1150	G251	-5607	ყა	1200	G151	-6307	ভঙ






No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
		-6321	224	1251	G49	-7021	224		Output Dumn		
	G147	-6335	93	1252		-7035	93		Bump Dummy	7705	93
1203	G145	-6349	224	1253	G45	-7049	224		Bump Dummy	7691	224
1204	G143	-6363	93	1254	G43	-7063	93		Bump Dummy	7649	93
	G141	-6377	224	1255	G41	-7077	224		Bump Dummy	7635	224
	G139	-6391	93	1256	G39	-7091	93		Bump Dummy	-7635	224
	G137	-6405	224	1257	G37	-7105	224		Bump_Dummy	-7649	93
1208	G135	-6419	93	1258	G35	-7119	93		Bump Dummy	-7691	224
1209	G133	-6433	224	1259	G33	-7133	224		Bump Dummy	-7705	93
	G131	-6447	93	1260	G31	-7147	93		· · · · ·		
1211	G129	-6461	224	1261	G29	-7161	224				
	G127	-6475	93	1262	G27	-7175	93				
1213	G125	-6489	224	1263	G25	-7189	224				
1214	G123	-6503	93	1264	G23	-7203	93				
1215	G121	-6517	224	1265	G21	-7217	224				
1216	G119	-6531	93	1266	G19	-7231	93				
1217	G117	-6545	224	1267	G17	-7245	224				
1218	G115	-6559	93	1268	G15	-7259	93				
1219	G113	-6573	224	1269	G13	-7273	224				
1220	G111	-6587	93	1270	G11	-7287	93				
1221	G109	-6601	224	1271	G9	-7301	224				
1222	G107	-6615	93	1272	G7	-7315	93				
1223	G105	-6629	224	1273	G5	-7329	224				
1224	G103	-6643	93	1274	G3	-7343	93				
1225	G101	-6657	224	1275	G1	-7357	224				
1226	G99	-6671	93	1276	DUMMY	-7371	93				
1227	G97	-6685	224	1277	DUMMY	-7385	224				
1228		-6699	93	1278	DUMMY	-7399	93				
		-6713	224								
1230	G91	-6727	93					1			
1231		-6741	224		Input Dumm	ŕ					
1232		-6755	93		Bump_Dummy						
1233		-6769	224		Bump_Dummy						
1234		-6783	93		Bump_Dummy						
1235			224		Bump_Dummy						
1236		-6811	93		Bump_Dummy						
1237			224		Bump_Dummy						
1238		-6839	93		Bump_Dummy						
1239			224	<u> </u>	Bump_Dummy						
1240		-6867	93		Bump_Dummy						
1241		-6881	224		Bump_Dummy		-248				
1242		-6895	93		Bump_Dummy		-248		lignment mark	X	Y
1243			224		Bump_Dummy		-248		eft COG Align	-7480	225
1244			93		Bump_Dummy			Ri	ght COG Align	7480	225
1245		-6937	224		Bump_Dummy	7712.5	-248				
		-6951	93								
		-6965									
1248			93								
1249			224								
1250	G51	-7007	93								





BUMP Size







6. Block Function Description

MCU System Interface

ILI9341V provides four kinds of MCU system interface with 8080-I /8080-I series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

10.40	11.40	18.44	11.40	MOLL betaufe en Manda		Pins in use			
IM3	IM2	IM1	IMO	MCU-Interface Mode	Register/Content	GRAM			
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX			
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX			
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX			
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX			
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX				
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX			
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX			
1	0	0	1	8080 MCU 8-bit bus interface Ⅱ	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX			
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX			
1	0	1	1	8080 MCU 9-bit bus interface Ⅱ	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX			
1	1	0	1	3-wire 9-bit data serial interface II	e II SCL,SDI,SDO, CSX				
1	1	1	0	4-wire 8-bit data serial interface Ⅱ	ce II SCL,SDI,D/CX,SDO, CSX				

In 8080- I /8080- II series parallel interface, the registers are accessed by the D[17:0] data pins.

	8080- I	Series			8080-П	Series		Operation
CSX	D/CX	RDX	WRX	CSX	D/CX	RDX	WRX	
"L"	"L"	"H"		"L"	"L"	"H"		Write command
"L"	"H"		"H"	"L"	"H"		"H"	Read parameter
"L"	"H"	"H"		"L"	"H"	"H"		Write parameter

Parallel RGB Interface

ILI9341V also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 240(RGB) x320 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9341V can display maximum 262,144 colors.





Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as GVDD, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9341V incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 720-output source driver (S1~S720), 320-output gate driver (G1~G320), and VCOM signal.





7. Function Description

7.1. MCU interfaces

ILI9341V provides the 8-/9-/16-/18-bit parallel system interface for 8080-I /8080-I series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

11.40	11.40	15.44	11.40	MOLL betarfees Mede		Pins in use			
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM			
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX			
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0] ,WRX,RDX,CSX,D/CX			
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0] ,WRX,RDX,CSX,D/CX			
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0] ,WRX,RDX,CSX,D/CX			
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX				
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX			
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX			
1	0	0	1	8080 MCU 8-bit bus interface Ⅱ	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX			
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX			
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX			
1	1	0	1	3-wire 9-bit data serial interface II	e II SCL,SDI,SDO, CSX				
1	1	1	0	4-wire 8-bit data serial interface II	ce II SCL,SDI,D/CX,SDO, CSX				





7.1.2. 8080- I Series Parallel Interface

ILI9341V can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9341V chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9341V latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- I Interface selection is done when IM3 pin is low state (VSS level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"	ſ	"H"	"L"	Write command code.
	•	•	•	0000 MOLLO hit has interfered.	"L"	"H"	ſ	"H"	Read internal status.
0	0	0	0	8080 MCU 8-bit bus interface I	"L"	$ \leftarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
				0000 MOUL 40 LTLL	"L"	"H"	ſ	"H"	Read internal status.
0	0	0	1	8080 MCU 16-bit bus interface I	"L"	$ \leftarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	\vdash	"H"	"L"	Write command code.
	•		•	0000 MOLLO hit has interfered.	"L"	"H"		"H"	Read internal status.
0	0	1	0	8080 MCU 9-bit bus interface I	"L"	$ \leftarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	\vdash	"H"	"L"	Write command code.
				0000 MOUL 40 hit has intenfer	"L"	"H"	<u></u>	"H"	Read internal status.
0	0 1	1	8080 MCU 18-bit bus interface I	"L"	<u> </u>	"H"	"H"	Write parameter or display data.	
					"L"	"H"		"H"	Reads parameter or display data.







7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)









7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.5. 8080- II Series Parallel Interface

ILI9341V can be accessed via 8-/9-/16-/18-bit MCU 8080- series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9341V chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9341V latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- ${\rm II}$ series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- ${\rm II}$ Interface selection is done when IM3 pin is high state (VDDI level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-

I series parallel interface is shown as the table in the following.


IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"		"H"	"L"	Write command code.
1	0	0	0	8080 MCU 16-bit bus interface ∏	"L"	"H"		"H"	Read internal status.
'	U	0	U	6060 MCO 16-bit bus interface II	"L"	\int	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	\int	"H"	"L"	Write command code.
	•		4	0000 MOULO hit has interfered T	"L"	"H"		"H"	Read internal status.
1	0	0	1	8080 MCU 8-bit bus interface Ⅱ	"L"	\int	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
	•	,	•	0000 MOUL 40 bit has interfered T	"L"	"H"		"H"	Read internal status.
1	0	1	0	8080 MCU 18-bit bus interface II	"L"	\vdash	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	\int	"H"	"L"	Write command code.
	•			0000 MOULO hit has interfered T	"L"	"H"		"H"	Read internal status.
1	0	1 1	8080 MCU 9-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.	
					"H"	ſ	"H"	Reads parameter or display data.	






7.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.



Note: WRX is an unsynchronized signal (It can be stopped)









7.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- II MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.


IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	1	0	1	3-line serial interface I	"L"	-		Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface I	"L"	'H/L"	ſ	Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface Ⅱ	"L"	-	ſ	Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface ∏	"L"	'H/L"		Read/Write command, parameter or display data.

ILI9341V supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9341V. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

7.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to ILI9341V. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.


Any instruction can be sent in any order to ILI9341V and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.








Data Format for 4-line Serial Interface







Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9341V on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.









7.1.10. Read Cycle Sequence


The read mode of interface means that the host reads register's parameter or display data from ILI9341V. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9341V latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol













4-wire Serial Interface Protocol


4-wire Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)



4-wire Serial Protocol (for RDDID command: 24-bit read)













7.1.11. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.








7.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9341V will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.


This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter






7.1.13. Serial Interface Pause (3_wire)



7.1.14. Parallel Interface Pause








7.1.15. Data Transfer Mode

ILI9341V can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.





7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9341V has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

ILI9341V supports several pixel formats that can be selected by DPI [2:0] bits of "Pixel Format Set (3Ah)" and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM	[1:0]	RIM	DPI[2:		0]	RGB Interface Mode	RGB Mode	Used Pins	
1	0	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK,D[17:0]	
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK, D[17:13] & D[11:1]	
1	0	1	1	1	0	6-bit RGB interface (262K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, D[5:0]	
1	0	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, D[5:0]	
1	1	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, D[17:0]	
1	1	0	1	0	1	16-bit RGB interface (65K colors)	SYNC Mode In SYNC mode, DE signal is ignored;	VSYNC, HSYNC, DOTCLK, D[17:13] & D[11:1]	
1	1	1	1	1	0	6-bit RGB interface (262K colors)	blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, D[5:0]	
1	1	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, D[5:0]	

The LSB data of red/blue color depends on the EPF[1:0] setting.

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when






there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Typical values are setting example when used with panel resolution 240 x 320 (QVGA), clock frequency 6.35MHz and frame





frequency about 70Hz.

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

(Number of PCLK per 1 line) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIV [5:0]: Number of DOTCLK during internal clock PCLKD's high / low period. In units of 1 clock.

PCDIV specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 615KHz is the smallest. Set PCDIV follow the restriction (Number of PCLK in 1H) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV.

Setting Example: To set frame frequency to 70Hz:

Internal Clock

```
Internal Oscillation Clock: 615KHz

DIV[1:0] = 2'b0 (x 1/1)

RTN[4:0] = 5'h1b (27 clocks)

FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h27 (320 lines)
```

Frame Rate → 70.30Hz

DOTCLK

```
HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

70Hz x (2 + 320 + 2) lines x (10 + 20 + 240 + 10) clocks = 6.35MHz

DOTCLK frequency = 6.35MHz

6.35 MHz / 615KHz = 10.32 \Box Set PCDIV so that PCLK is divided by 10.


external fosc = 6.35 MHz / 10 = 635KHz

PCDIV = [6.35MHz / 10 = 635KHz

PCDIV = [6.35MHz / 10 = 635KHz

PCDIV = [6.35MHz / 10 = 635KHz
```











7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.






Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.






The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time



Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.

Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.






Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.




7.3. VSYNC Interface

ILI9341V supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080-I /8080-I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".




In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.









The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\textit{Minimum RAM write speed [Hz]} > \frac{240 \times \textit{DisplayLines(NL)}}{[\textit{BackPorch(VBP)} + \textit{DisplayLines(NL)} - \textit{margins]} \times \textit{Clocks per line} \times (1/\textit{fosc})}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 240 RGB × 320 lines Lines: 320 lines (NL = 100111)

Back porch: 2 lines (VBP = 0000010) Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz Frequency fluctuation: 10%

Internal oscillator clock (fosc.) [Hz] = $70 \times [320+2+2] \times 27$ clocks $\times (1.1/0.9) = 748$ KHz






When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with ±10% margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

Minimum speed for RAM writing [Hz] > 240 x 320 x 748K / [(2 + 320 - 2)] lines x 27clocks] = 6.65 MHz

The above theoretical value is calculated based on the premise that the ILI9341V starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.65MHz or more will guarantee the completion of GRAM write operation before the ILI9341V starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.









7.4. Color Depth Conversion Look Up Table

When ILI9341V operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit) 16-bit/pixel -mode 65,536 colors	R output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	$R_{315}R_{314}R_{313}R_{312}R_{311}R_{310}$	32



G input (6-bit) 16-bit/pixel –mode	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
65,536 colors 000000		33
	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	34
000001	G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀	
000010	G ₀₂₅ G ₀₂₄ G ₀₂₃ G ₀₂₂ G ₀₂₁ G ₀₂₀	35
000011	G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀	38
000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
000111	G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀	44
001100	G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀	45
001101	G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	$G_{155} \ G_{154} \ G_{153} \ G_{152} \ G_{151} \ G_{150}$	48
010000	$G_{165} G_{164} G_{163} G_{162} G_{161} G_{160}$	49
010001	$G_{175} G_{174} G_{173} G_{172} G_{171} G_{170}$	50
010010	$G_{185}G_{184}G_{183}G_{182}G_{181}G_{180}$	51
010011	$G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	52
010100	$G_{205}G_{204}G_{203}G_{202}G_{201}G_{200}$	53
010101	G ₂₁₅ G ₂₁₄ G ₂₁₃ G ₂₁₂ G ₂₁₁ G ₂₁₀	54
010110	G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀	55
010111	G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀	56
011000	G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀	57
011001	G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀	58
011010	G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀	59
011011	G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀	64
100000	G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66





G input (6-bit) 16-bit/pixel -mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	G ₅₁₅ G ₅₁₄ G ₅₁₃ G ₅₁₂ G ₅₁₁ G ₅₁₀	84
110100	G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀	85
110101	G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀	94
111110	G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀	95
111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96



B input (5-bit) 16-bit/pixel –mode 65,536 colors	B output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128





7.5. Display Data RAM (DDRAM)

ILI9341V has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.








7.6. Display Data Format

ILI9341V supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

7.6.1. 3-line Serial Interface


The 3-line/9-bit serial bus interface of ILI9341V can be used by setting external pin as IM [3:0] to "0101" for serial interface I or IM [3:0] to "1101" for serial interface II. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.






- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are : Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".






Note 1: '-'= Don't care -Can be set "0" or "1".






7.6.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9341V can be used by setting external pin as IM [3:0] to "0110" for serial interface I or IM [3:0] to "1110" for serial interface II. The shown figure is the example of 4-line SPI interface.



In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.




The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.






- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

Read data through 4-line SPI mode






Note 1: '-'= Don't care - Can be set "0" or "1".





7.6.3. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of ILI9341V can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	718	719	720
D/CX	0	1	1	1	 1	1	1
D7	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D1	C1						
D0	C0						





The 8080- $\rm II$ system 8-bit parallel bus interface of ILI9341V can be used by settings as IM [3:0] ="1001". The following shown figure is the example of interface with 8080- $\rm II$ MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D13	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D12	C2	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".


Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7	0R5	0G5	0B5	 239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	 239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	 239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	 239R0	239G0	239B0
D11	C1						
D10	C0						





7.6.4. 9-bit Parallel MCU Interface

The 8080- I system 9-bit parallel bus interface of ILI9341V can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8									
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0	238B3	239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3	238B0	239G3	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8		0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D5	C5	0R2		1R2	1B5	 238R2	238B5	239R2	239B5
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0	238B3	239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0






MDT[1:0]="01"

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D8							
D7	C7	0R5	0G5		 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3		 239R3	239G3	239B3
D4	C4	0R2	0G2		 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0		 239R0	239G0	239B0
D1	C1						
D0	C0						

The 8080- Π system 9-bit parallel bus interface of ILI9341V can be selected by setting hardware pin IM [3:0] to "1011". The following shown figure is the example of interface with 8080- Π MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7								
D16	C6	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D15	C5	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D14	C4	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0	238B3	239R0	239B3
D11	C1	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D14	C4	0R2		1R2	1B5	 238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0	238B3	239R0	239B3
D11	C1	0G5		1G5	1B2	 238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3		1G3	1B0	 238G3	238B0	239G3	239B0

MDT[1:0]="01"


	=						
Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7						
D16	C6	0R5	0G5	0B5	 239R5	239G5	239B5
D15	C5	0R4	0G4	0B4	 239R4	239G4	239B4
D14	C4	0R3	0G3	0B3	 239R3	239G3	239B3
D13	C3	0R2	0G2	0B2	 239R2	239G2	239B2
D12	C2	0R1	0G1	0B1	 239R1	239G1	239B1
D11	C1	0R0	0G0	0B0	 239R0	239G0	239B0
D10	C0						
D9							





7.6.5. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of ILI9341V can be selected by setting hardware pin IM[3:0] to "0001". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

	•	, ,		•		· ·	
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3	2B3	237B3	238B3	239B3
D2	C2		1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0		1B0		237B0		239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D15		0R5		1G5	 238R5	238B5	239G5
D14		0R4	0B4	1G4	 238R4	238B4	239G4
D13		0R3		1G3	 238R3		239G3
D12		0R2		1G2	 238R2	238B2	239G2
D11		0R1	0B1	1G1	 238R1	238B1	239G1
D10		0R0		1G0	 238R0		239G0
D9							
D8							
D7	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D1	C1						
D0	C0						

MDT[1:0]="01"

נס.ון ו שווו	01								
Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5		1R5	1B5	 238R5		239R5	239B5
D14		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D13		0R3		1R3	1B3	 238R3	238B3	239R3	239B3
D12		0R2		1R2	1B2	 238R2	238B2	239R2	239B2
D11		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D10		0R0		1R0	1B0	 238R0	238B0	239R0	239B0
D9									
D8									
D7	C7	0G5		1G5		 238G5		239G5	
D6	C6	0G4		1G4		 238G4		239G4	
D5	C5	0G3		1G3		 238G3		239G3	
D4	C4	0G2		1G2		 238G2		239G2	
D3	C3	0G1		1G1		 238G1		239G1	
D2	C2	0G0		1G0		 238G0		239G0	
D1	C1								
D0	C0								





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D14		0R4		1R4	1B0	 238R4	238B0	239R4	239B0
D13		0R3		1R3		 238R3		239R3	
D12		0R2		1R2		 238R2		239R2	
D11		0R1		1R1		 238R1		239R1	
D10		0R0		1R0		 238R0		239R0	
D9		0G5		1G5		 238G5		239G5	
D8		0G4		1G4		 238G4		239G4	
D7	C7	0G3		1G3		 238G3		239G3	
D6	C6	0G2		1G2		 238G2		239G2	
D5	C5	0G1		1G1		 238G1		239G1	
D4	C4	0G0		1G0		 238G0		239G0	
D3	C3			1B5				239B5	
D2	C2	0B4		1B4		 238B4		239B4	
D1	C1			1B3				239B3	
D0	C0	0B2		1B2		 238B2		239B2	


MDT[1:0]="11"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15			0R3		1R3		238R3		239R3
D14			0R2		1R2		238R2		239R2
D13			0R1		1R1		238R1		239R1
D12			0R0		1R0		238R0		239R0
D11			0G5		1G5		238G5		239G5
D10			0G4		1G4		238G4		239G4
D9			0G3		1G3		238G3		239G3
D8			0G2		1G2		238G2		239G2
D7	C7		0G1		1G1		238G1		239G1
D6	C6		0G0		1G0		238G0		239G0
D5	C5				1B5				239B5
D4	C4		0B4		1B4		238B4		239B4
D3	C3				1B3				239B3
D2	C2				1B2				239B2
D1	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





The 8080- Π system 16-bit parallel bus interface of ILI9341V can be selected by settings IM [3:0] ="1000". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R4	1R4	2R4	 237R4	238R4	239R4
D16		0R3	1R3	2R3	 237R3	238R3	239R3
D15		0R2	1R2	2R2	 237R2	238R2	239R2
D14		0R1	1R1	2R1	 237R1	238R1	239R1
D13		0R0	1R0	2R0	 237R0	238R0	239R0
D12		0G5	1G5	2G5	 237G5	238G5	239G5
D11		0G4	1G4	2G4	 237G4	238G4	239G4
D10		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	237B4	238B4	239B4
D4	C3	0B3	1B3	2B3	237B3	238B3	239B3
D3	C2	0B2	1B2				239B2
D2	C1	0B1	1B1	2B1	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	 237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D17		0R5		1G5	 238R5	238B5	239G5
D16		0R4	0B4	1G4	 238R4	238B4	239G4
D15		0R3		1G3	 238R3		239G3
D14		0R2		1G2	 238R2	238B2	239G2
D13		0R1	0B1	1G1	 238R1	238B1	239G1
D12		0R0		1G0	 238R0		239G0
D11							
D10							





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D16		0R4		1R4	1B0	 238R4	238B0	239R4	239B0
D15		0R3		1R3		 238R3		239R3	
D14		0R2		1R2		 238R2		239R2	
D13		0R1		1R1		 238R1		239R1	
D12		0R0		1R0		 238R0		239R0	
D11		0G5		1G5		 238G5		239G5	
D10		0G4		1G4		 238G4		239G4	
D8	C7	0G3		1G3		 238G3		239G3	
D7	C6	0G2		1G2		 238G2		239G2	
D6	C5	0G1		1G1		 238G1		239G1	
D5	C4	0G0		1G0		 238G0		239G0	
D4	C3			1B5		 238B5		239B5	
D3	C2	0B4		1B4		 238B4		239B4	
D2	C1			1B3				239B3	
D1	C0	0B2		1B2		 238B2		239B2	

MDT[1:0]="11"


Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17			0R3		1R3		238R3		239R3
D16			0R2		1R2		238R2		239R2
D15			0R1		1R1		238R1		239R1
D14			0R0		1R0		238R0		239R0
D13			0G5		1G5		238G5		239G5
D12			0G4		1G4		238G4		239G4
D11			0G3		1G3		238G3		239G3
D10			0G2		1G2		238G2		239G2
D8	C7		0G1		1G1		238G1		239G1
D7	C6		0G0		1G0		238G0		239G0
D6	C5				1B5				
D5	C4		0B4		1B4		238B4		239B4
D4	C3				1B3				
D3	C2				1B2				
D2	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





7.6.6. 18-bit Parallel MCU Interface

The 8080- I system 18-bit parallel bus interface of ILI9341V can be selected by setting hardware pin IM[3:0] to "0011". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	238	239	240
D/CX	0	1	1	1	 1	1	1
D17			ı ı	'		'	'
D16							
D15		0R4	1R4	2R4	237R4	238R4	239R4
		_		_	 _		
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3	0B3	1B3				
D2	C2	0B2	1B2				
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8		0G2	1G2	2G2	 237G2	238G2	239G2
D7	C7	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C5		1B5	2B5	237B5	238B5	239B5
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3	2B3	237B3	238B3	239B3
D2	C2		1B2	2B2	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0		1B0	2B0	237B0	238B0	239B0





The 8080- Π system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1010". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

		o, alopiay data	'		 -		
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	 237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2		1B3	2B3	237B3	238B3	239B3
D2	C1		1B2	2B2	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0	2B0	237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4		1B5	2B5	237B5	238B5	239B5
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2		1B3	2B3	237B3	238B3	239B3
D2	C1		1B2	2B2	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0	2B0	237B0	238B0	239B0







7.6.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)



262K color: 18-bit/pixel (RGB 6-6-6 bits input)




ILI9341V has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.

















7.6.8. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [17:13] & D [11:1]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:13] and D [11:1] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.



7.6.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.







8. Command

8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	1	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	1	XX	0	0	0	0	0	0	0	1	01h
	0	1	1	XX	0	0	0	0	0	1	0	0	04h
Dood Diapley Identification	1	1	1	XX	Х	Х	Х	Χ	Χ	Х	Х	Χ	XX
Read Display Identification Information	1	1	1	XX				ID1 [7:0]				XX
momation	1	1	1	XX				ID2 [7:0]				XX
	1	1	1	XX		•		ID3 [7:0]				XX
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
Read Display Status	1	1	1	XX		•	D	[31:25]	,			0	00
Read Display Status	1	1	1	XX	0		D [22:20]		D [1	9:16]		61
	1	1	1	XX	D [15]	0	D [13]	0	0		D [10:8]		00
	1	1	1	XX		D [7:5]			D [4:1]		0	00
	0	1	1	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX			D [7	:2]			0	0	08
	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	1	1	XX	Х	Х	X	Χ	Χ	X	Х	Χ	XX
	1	1	1	XX		•	D [7	:2]	,		0	0	00
	0	1	1	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX	0		DPI [2:0]		0		DBI [2:0]		06
	0	1	1	XX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Format	1	1	1	XX	Х	Х	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX	0	0	0	0	0		D [2:0]		00
	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX		•	D [7	:2]	,		0	0	00
Read Display Self-Diagnostic	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
Result	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
Nesuit	1	1	1	XX	D [7	:6]	0	0	0	0	0	0	00
Enter Sleep Mode	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Gamma Set	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Gaillilla Set	1	1	1	XX				GC [7:0]				01
Display OFF	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	1	XX	0	0	1	0	1	0	0	1	29h
	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	1	XX				SC [1	5:8]				XX
Column Address Set	1	1	1	XX				SC [7:0]				XX
	1	1	1	XX				EC [1	5:8]				XX
	1	1	1	XX				EC [7:0]				XX
	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	1	XX				SP [1	5:8]				XX
Page Address Set	1	1	↑	XX				SP [XX
	1	1	<u> </u>	XX				EP [1					XX
	1	1	1	XX				EP [7					XX





	1	1			ı	ı	ı	ı	ı	ı	ı		1
Memory Write	0	1		XX	0	0	1	0	1	1	0	0	2Ch
e.i, iiiie	1	1	1		ı	ı		[17:0]	1	ı	1	1	XX
	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
	1	1	1	XX	0	0				00 [5:0]			XX
	1	1	1	XX	0	0				nn [5:0]			XX
	1	1	1	XX	0	0			R3	31 [5:0]			XX
Color SET	1	1	1	XX	0	0			G	00 [5:0]			XX
00101 021	1	1	1	XX	0	0			Gr	nn [5:0]			XX
	1	1	1	XX	0	0			G	64 [5:0]			XX
	1	1	1	XX	0	0			BC	00 [5:0]			XX
	1	1	1	XX	0	0			Br	n [5:0]			XX
	1	1	1	XX	0	0			B3	31 [5:0]			XX
	0	1	1	XX	0	0	1	0	1	1	1	0	2Eh
Memory Read	1	1	1	XX	Χ	Χ	Χ	Χ	Х	Χ	Х	Х	XX
	1	1	1				[[17:0]					XX
	0	1	1	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX				SI	₹ [15:8]				00
Partial Area	1	1	↑	XX				S	R [7:0]				00
	1	1	1	XX				El	R [15:8]				01
	1	1	1	XX				Е	R [7:0]				3F
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
	1	1	1	XX				TF	A [15:8]				00
	1	1	1	XX				TI	A [7:0]				00
Vertical Scrolling Definition	1	1	1	XX				VS	A [15:8]				01
_	1	1	1	XX					SA [7:0]				40
	1	1	1	XX					A [15:8]				00
	1	1	1	XX					=A [7:0]				00
Tearing Effect Line OFF	0	1	1	XX	0	0	1	1	0	1	0	0	34h
	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Tearing Effect Line ON	1	1	1	XX	0	0	0	0	0	0	0	М	00
	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Memory Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	МН	0	0	00
	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1	1	XX				VS	P [15:8]		I	l	00
	1	1	1	XX					SP [7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	†	XX	0	0	1	1	1	0	0	1	39h
	0	1	†	XX	0	0	1	1	1	0	1	0	3Ah
Pixel Format Set	1	1	<u></u>	XX	0		DPI [2:0		0		DBI [2:0	1	66
	0	1	<u></u>	XX	0	0	1	1	1	1	0	0	3Ch
Write Memory Continue	1	1	†	701			L	D [17:0]		'			XX
	0	1	<u></u>	XX	0	0	1	1	1	1	1	0	3Eh
Read Memory Continue	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
read Welliory Continue	1	1	1	7//			•) [17:0]					XX
	0	1	_ ·	XX	0	1	0	0	0	1	0	0	44h
Set Tear Seculine		1	-		0	0	0	0	0	0	0	STS [8]	XX
Set Tear Scanline	1	1	<u>↑</u>	XX	U	l 0	ı u	•	ΓS [7:0]	l U	1 0	J 313 [0]	XX
		1	'		0	4	^			4	0	1	
	0	1	1	XX	0	1	0	0	0	1	0 X	1 X	45h XX
Get Scanline	1	<u></u>	1	XX	X	X	X	X 0	X	X			
	1	1	1	XX	0	0	0		0	0	l GIS	S [9:8]	XX
	1	1	1	XX	_				TS [7:0]	_			XX
Write Display Brightness	0	1	1	XX	0	1	0	1	0	0	0	1	51h
	1	1	1	XX				וט	3V [7:0]				00





	0	1	1	XX	0	1	0	1	0	0	1	0	52h
Read Display Brightness	1	1	1	XX	Х	Х	Х	Х	Χ	Х	Х	Х	XX
	1	1	1	XX				DBV	[7:0]				00
Write CTDL Display	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Write CTRL Display	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
	0	1	↑	XX	0	1	0	1	0	1	0	0	54h
Read CTRL Display	1	1	1	XX	Х	Χ	Х	X	Χ	Х	X	Х	XX
	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
Write Content Adaptive	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Brightness Control	1	1	1	XX	0	0	0	0	0	0	0[1:0]	00
Dood Content Adoptive	0	1	1	XX	0	1	0	1	0	1	1	0	56h
Read Content Adaptive Brightness Control	1	1	1	XX	Х	Χ	Х	Х	Χ	Х	Х	Х	XX
Englithese control	1	1	1	XX	0	0	0	0	0	0	0[1:0]	00
Write CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Brightness	1	1	1	XX				CME	[7:0]				00
Read CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh
Brightness	1	1	1	XX	Х	Χ	X	X	Χ	Х	X	Χ	XX
	1	1	1	XX				CME	[7:0]			,	00
	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Х	Х	X	Χ	X	Х	X	Х	XX
	1	1	1	XX			Modu	ıle's Maı	nufactur	e [7:0]		,	XX
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Х	X	Х	Х	X	Χ	Χ	XX
	1	1	1	XX			LCD Mo	dule / Di	iver Ver	sion [7:0)]		XX
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	XX
	1	1	1	XX			LCD I	Module /	Driver I	D [7:0]			XX

Extended Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h
Signal Control	1	1	↑	XX	ByPass_MODE	RCM	[1:0]	0	VSPL	HSPL	DPL	EPL	00
France Occupant	0	1	↑	XX	1	0	1	1	0	0	0	1	B1h
Frame Control	1	1	↑	XX	0	0	0	0	0	0	DIVA	\ [1:0]	00
(In Normal Mode)	1	1	↑	XX	0	0	0		F	RTNA [4:0	0]		1B
France Occupant	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
Frame Control	1	1	↑	XX	0	0	0	0	0	0	DIVE	ß [1:0]	00
(In Idle Mode)	1	1	↑	XX	0	0	0		F	RTNB [4:0	0]		1B
France Occupant	0	1	↑	XX	1	0	1	1	0	0	1	1	B3h
Frame Control	1	1	↑	XX	0	0	0	0	0	0	DIVC	[1:0]	00
(In Partial Mode)	1	1	↑	XX	0	0	0		R	TNC [4:	0]		1B
Display Inversion Control	0	1	↑	XX	1	0	1	1	0	1	0	0	B4h
Display Inversion Control	1	1	↑	XX	0	0	0	0	0	NLA	NLB	NLC	02
	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h
	1	1	↑	XX	0				VFP [6:	0]			02
Blanking Porch Control	1	1	↑	XX	0				VBP [6:	:0]			02
	1	1	↑	XX	0	0	0			HFP [4:0)]		0A
	1	1	↑	XX	0	0	0			HBP [4:0)]		14





	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
	1	1	<u></u>	XX	0	0	0	0	PTC	G [1:0]	PT	[1:0]	0A
Display Function Control	1	1	<u> </u>	XX	REV	GS	SS	SM			SC [3:0]		82
	1	1	1	XX	0	0				NL [5:0]			27
	1	1	1	XX	0	0			Р	CDIV [5:	0]		04
Forton Maria Oat	0	1	↑	XX	1	0	1	1	0	1	1	1	B7h
Entry Mode Set	1	1	↑	XX	0	0	0	0	0	GON	DTE	GAS	06
De aldialet Ocataal 4	0	1	↑	XX	1	0	1	1	1	0	0	0	B8h
Backlight Control 1	1	1	↑	XX	0	0	0	0		TH	I_UI [3:0]		0C
Dooldight Control 2	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Backlight Control 2	1	1	1	XX		TH_MV	[3:0]			TH	_ST [3:0]		CC
Dooklight Control 2	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Backlight Control 3	1	1	1	XX	0	0	0	0		DT	H_UI [3:0]		04
Dooklight Control 4	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Backlight Control 4	1	1	1	XX		DTH_M	V [3:0]			DTI	1_ST [3:0]		65
Packlight Control 5	0	1	1	XX	1	0	1	1	1	1	0	0	BCh
Backlight Control 5	1	1	1	XX		DIM2	[3:0]		0		DIM1 [2:	:0]	44
Packlight Control 7	0	1	↑	XX	1	0	1	1	1	1	1	0	BEh
Backlight Control 7	1	1	1	XX				PWM	_DIV [7	' :0]		_	0F
Packlight Control 9	0	1	1	XX	1	0	1	1	1	1	1	1	BFh
Backlight Control 8	1	1	1	XX	0	0	0	0	0	LEDONR	LEDONPOL	LEDPWMOPL	00
Power Control 1	0	1	1	XX	1	1	0	0	0	0	0	0	C0h
Fower Control 1	1	1	1	XX	0	0		1	\	/RH [5:0]		21
Power Control 2	0	1	↑	XX	1	1	0	0	0	0	0	1	C1h
Fower Control 2	1	1	1	XX	0	0	0	1	0		BT [2:0]	10
	0	1	1	XX	1	1	0	0	0	1	0	1	C5h
VCOM Control 1	1	1	1	XX	0				VMH	[6:0]			31
	1	1	↑	XX	0				VML	[6:0]			3C
VCOM Control 2	0	1	1	XX	1	1	0	0	0	1	1	1	C7h
VCOW CONTO 2	1	1	1	XX	nVM			1	VMF	[6:0]	,		C0
	0	1	1	XX	1	1	0	1	0	0	0	0	D0h
NV Memory Write	1	1	1	XX	0	0	0	0	0	Р	GM_ADR	[2:0]	00
	1	1	1	XX				PGM_	DATA [7:0]			XX
	0	1	↑	XX	1	1	0	1	0	0	0	1	D1h
NV Mamony Protection Koy	1	1	1	XX				KE'	/ [23:16	3]			XX
NV Memory Protection Key	1	1	1	XX				KE	Y [15:8]			XX
	1	1	1	XX		1		KE	Y [7:0]	1	T		XX
	0	1	1	XX	1	1	0	1	0	0	1	0	D2h
NV Momory Status Bood	1	1	1	XX	X	Х	Χ	Х	Х	Х	Х	Х	XX
NV Memory Status Read	1	1	1	XX	0	ID2	_CNT	[2:0]	0		D1_CNT	[2:0]	XX
	1	1	1	XX	BUSY	VMF	_CNT	[2:0]	0		D3_CNT	[2:0]	XX





				1	1	1		1	1		1		
	0	1	1	XX	1	1	0	1	0	0	1	1	D3h
	1	1	1	XX	Х	Х	X	Χ	Х	Х	Х	Х	XX
Read ID4	1	1	1	XX	0	0	0	0	0	0	0	0	00
	1	1	1	XX	1	0	0	1	0	0	1	1	93
	1	1	1	XX	0	1	0	0	0	0	0	1	41
	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
	1	1	1	XX	0	0	0	0		VF	P0 [3:0]		0F
	1	1	1	XX	0	0			VP1 [5:0]			16
	1	1	1	XX	0	0			VP2 [5:0]			14
	1	1	↑	XX	0	0	0	0		VF	P4 [3:0]		0A
	1	1	↑	XX	0	0	0		V	/P6 [4	1:0]		0D
	1	1	↑	XX	0	0	0	0		VP	13 [3:0]		06
Positive Gamma	1	1	↑	XX	0			V	P20 [6:0]				43
Correction	1	1	1	XX		VP36	[3:0]			VP	27 [3:0]		75
	1	1	1	XX	0			V	P43 [6:0]				33
	1	1	1	XX	0	0	0	0		VP	50 [3:0]		06
	1	1	1	XX	0	0	0		V	P57 [0E
	1	1	1	XX	0	0	0	0			59 [3:0]		00
	1	1	1	XX	0	0	-		VP61 [0C
	1	1	<u> </u>	XX	0	0			VP62 [09
	1	1	↑	XX	0	0	0	0	1. 02		63 [3:0]		08
	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
	1	1	↑	XX	0 0 0 0						10 [3:0]		08
	1	1	↑	XX	0	0			VN1 [10 [0.0]		2B
	1	1	<u> </u>	XX	0	0			VN2 [2D
	1	1	<u> </u>	XX	0	0	0	0	V 142 [l4 [3:0]		04
	1	1	 	XX	0	0	0	U	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/N6 [4			10
	1	1	↑	XX	0	0	0	0	<u> </u>		13 [3:0]		04
Negative Gamma	1	1	<u> </u>	XX	0	0	U		N20 [6:0]	VIN	13 [3.0]		3E
Correction	1	1	<u> </u>	XX	0	VN36	[3·U]	V	1420 [0.0]	\/NI	27 [3:0]		24
Correction	1	1		XX	0	V1430	[3.0]	\/	N43 [6:0]	VIN	21 [3.0]		4E
	1	1		XX	0	0	0	0	143 [0.0]	\/NI	50 [3:0]		04
	1	1			0	0	0	U	\\				0 4
				XX	0	0	0	0	<u>v</u>	N57 [0E
	1	1	1	XX		0	U	U	\/NIC4 I		59 [3:0]		+
			1	XX	0				VN61 [35
	1	1	1	XX	0	0			VN62 [00 10 01		38
D: 11 10 0 1 14	1	1	1	XX	0	0	0	0			63 [3:0]	•	0F
Digital Gamma Control 1	0	1	1	XX	1	1	1 1	0	0	0	1	0	E2h
1 st Parameter	1	1	Ť	XX		RCA0					A0 [3:0]		XX
2 nd Parameter	1	1	1	XX		RCA1			-		A1 [3:0]		XX
3 rd Parameter	1	1	1	XX		RCA2					A2 [3:0]		XX
4 th Parameter	1	1	1	XX		RCA3			-		A3 [3:0]		XX
5 th Parameter	1	1	1	XX							A4 [3:0]		XX
6 th Parameter	1	1	1	XX		[3:0]	1		A5 [3:0]		XX		
7 th Parameter	1	1	1	XX		[3:0]	-		A6 [3:0]		XX		
8 th Parameter	1	1	1	XX		[3:0]			A7 [3:0]		XX		
9 th Parameter	1	1	1	XX		RCA8			ļ		A8 [3:0]		XX
10 th Parameter	1	1	1	XX		RCA9					A9 [3:0]		XX
11 th Parameter	1	1	1	XX		RCA10			ļ		10 [3:0		XX
12 th Parameter	1	1	1	XX		RCA11	[3:0]			BCA	111 [3:0]	XX
13 th Parameter	1	1	1	XX		RCA12	[3:0]			BCA	12 [3:0]	XX
14 th Parameter	1	1	1	XX		RCA13					13 [3:0		XX
15 th Parameter	1	1	1	XX		RCA14	[3:0]			BCA	14 [3:0]	XX
16 th Parameter	1	1	1	XX		RCA15	[3:0]			BCA	15 [3:0]	XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 87 of 249





Digital Gamma Control 2	0	1	1	XX	1 1 1 0	0 0 1 1	E3h
1 st Parameter	1	1	1	XX	RFA0 [3:0]	BFA0 [3:0]	XX
2 nd Parameter	1	1	1	XX	RFA1 [3:0]	BFA1 [3:0]	XX
3 rd Parameter	1	1	1	XX	RFA2 [3:0]	BFA2 [3:0]	XX
4 th Parameter	1	1	1	XX	RFA3 [3:0]	BFA3 [3:0]	XX
5 th Parameter	1	1	1	XX	RFA4 [3:0]	BFA4 [3:0]	XX
6 th Parameter	1	1	1	XX	RFA5 [3:0]	BFA5 [3:0]	XX
7 th Parameter	1	1	1	XX	RFA6 [3:0]	BFA6 [3:0]	XX
8 th Parameter	1	1	1	XX	RFA7 [3:0]	BFA7 [3:0]	XX
9 th Parameter	1	1	1	XX	RFA8 [3:0]	BFA8 [3:0]	XX
10 th Parameter	1	1	1	XX	RFA9 [3:0]	BFA9 [3:0]	XX
11 th Parameter	1	1	1	XX	RFA10 [3:0]	BFA10 [3:0]	XX
12 th Parameter	1	1	1	XX	RFA11 [3:0]	BFA [3:0]	XX
13 th Parameter	1	1	1	XX	RFA12 [3:0]	BFA12 [3:0]	XX
14 th Parameter	1	1	1	XX	RFA13 [3:0]	BFA13 [3:0]	XX
15 th Parameter	1	1	1	XX	RFA14 [3:0]	BFA14 [3:0]	XX
16 th Parameter	1	1	1	XX	RFA15 [3:0]	BFA15 [3:0]	XX
17 th Parameter	1	1	1	XX	RFA16 [3:0]	BFA16 [3:0]	XX
18 th Parameter	1	1	1	XX	RFA17 [3:0]	BFA17 [3:0]	XX
19 th Parameter	1	1	1	XX	RFA18 [3:0]	BFA18 [3:0]	XX
20 th Parameter	1	1	1	XX	RFA19 [3:0]	BFA19 [3:0]	XX
21 st Parameter	1	1	1	XX	RFA20 [3:0]	BFA20 [3:0]	XX
22 nd Parameter	1	1	1	XX	RFA21 [3:0]	BFA21 [3:0]	XX
23 rd Parameter	1	1	1	XX	RFA22 [3:0]	BFA22 [3:0]	XX
24 th Parameter	1	1	1	XX	RFA23 [3:0]	BFA23 [3:0]	XX
25 th Parameter	1	1	1	XX	RFA24 [3:0]	BFA24 [3:0]	XX
26 th Parameter	1	1	1	XX	RFA25 [3:0]	BFA25 [3:0]	XX
27 th Parameter	1	1	1	XX	RFA26 [3:0]	BFA26 [3:0]	XX
28 th Parameter	1	1	1	XX	RFA27 [3:0]	BFA27 [3:0]	XX
29 th Parameter	1	1	1	XX	RFA28 [3:0]	BFA28 [3:0]	XX
30 th Parameter	1	1	1	XX	RFA29 [3:0]	BFA29 [3:0]	XX
31 st Parameter	1	1	1	XX	RFA30 [3:0]	BFA30 [3:0]	XX
32 nd Parameter	1	1	1	XX	RFA31 [3:0]	BFA31 [3:0]	XX
33 rd Parameter	1	1	1	XX	RFA32 [3:0]	BFA32 [3:0]	XX
34 th Parameter	1	1	1	XX	RFA33 [3:0]	BFA33 [3:0]	XX
35 th Parameter	1	1	1	XX	RFA34 [3:0]	BFA34 [3:0]	xx
36 th Parameter	1	1	1	XX	RFA35 [3:0]	BFA35 [3:0]	XX
37 th Parameter	1	1	1	XX	RFA36 [3:0]	BFA36 [3:0]	XX
38 th Parameter	1	1	1	XX	RFA37 [3:0]	BFA37 [3:0]	XX
The information contains	', ,			a ovoluo	ivo proporty of II I Toobpology (Carn and shall not be distrib	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





40° Parameter					ı					ı				
A1" Parameter	39 th Parameter	1	1	1	XX		RFA38	[3:0]			BFA	A38 [3:0]]	XX
42° Parameter	40 th Parameter	1	1	1	XX		RFA39	[3:0]			BFA	39 [3:0]]	XX
43° Parameter	41 st Parameter	1	1	1	XX		RFA40	[3:0]			BFA	40 [3:0]]	XX
44 ^h Parameter 1 1 1 1 1 XX RFA43 [3:0] BFA43 [3:0] BFA44 [3:0] BFA45 [3:0] BFA46 [3:0] BFA46 [3:0] BFA46 [3:0] BFA46 [3:0] BFA47 [3:0] BFA49 [3:0]	42 nd Parameter	1	1	1	XX		RFA41	[3:0]			BFA	41 [3:0]]	XX
45° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 46° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 46° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 48° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 49° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 50° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 50° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 51° Parameter 1 1 1 1 1 XX RFA4 [3:0] BFA4 [3:0] BFA4 [3:0] 52° Parameter 1 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 53° Parameter 1 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BFA5 [3:0] BFA5 [3:0] BFA5 [3:0] 55° Parameter 1 1 1 1 XX RFA5 [3:0] BFA5 [3:0] BF	43 rd Parameter	1	1	1	XX		RFA42	[3:0]			BFA	42 [3:0]]	XX
46 th Parameter 1 1 1 1 ↑ XX RFA45 [3:0] BFA45 [3:0]	44 th Parameter	1	1	1	XX		RFA43	[3:0]			BFA	43 [3:0]]	XX
46° Parameter	45 th Parameter	1	1	· ↑	XX		RFA44	[3:0]			BFA	44 [3:0]]	XX
44 th Parameter 1 1 1 1 1	46 th Parameter	1	1	<u>'</u>			RFA45	[3:0]			BFA	45 [3:0]]	XX
48 ^a Parameter	47 th Parameter		1	<u>'</u>			RFA46	[3:0]			BFA	A46 [3:0	<u> </u>	XX
49 ^a Parameter				<u>'</u>										XX
Some control Some														XX
S18" Parameter														XX
S2 rd Parameter				<u>'</u>										XX
S3 rd Parameter														XX
S4 th Parameter														XX
S5th Parameter				<u> </u>										XX
S6 th Parameter														
57th Parameter													_	XX
58 th Parameter				1										XX
S9 Parameter			1	1										XX
60 th Parameter		1	1	1									_	XX
61st Parameter		1	1	1	XX									XX
62 nd Parameter		1	1	1	XX									XX
63 rd Parameter		1	1	1	XX						BFA	A60 [3:0 <u>]</u>]	XX
1		1	1	1	XX		RFA61	[3:0]			BFA	A61 [3:0]]	XX
Note Control	63 rd Parameter	1	1	1	XX		RFA62	[3:0]			BFA	A62 [3:0]]	XX
1	64 th Parameter	1	1	1	XX		RFA63	[3:0]			BFA	A63 [3:0 _]]	XX
1		0	1	1	XX	1	1	1	1	0	1	1	0	F6h
1 1 ↑ XX 0 0 ENDIAN 0 DM [1:0] RM RIM Power Control A 1 ↑ XX 1 1 0 0 1 0 1 0 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 </td <td>Interface Control</td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>01</td>	Interface Control			1										01
Power Control A O				1										00
Power Control A 1 1 ↑ XX 0 0 0 1 0 1 1 0 0 0 1 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 1 1 ↑ XX 0 0 0 0 1 1 0 0 0 0 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 1 1 ↑ XX 0 0 0 1 1 0 0 0 0 0 0 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 0 1 1 ↑ XX 1 1 1 0 0 0 1 1 1 1 1 1 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 0 Power Control B 1 1 ↑ XX 1 PCEQ DRV_ena Power control[1:0] 0 0 1 1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vmh[2:0] 0 1 ↑ XX 1 1 1 1 0 1 0 0 0 0				T ↑										00 CBh
Power Control A 1 1 ↑ XX 0 0 0 1 0 1 1 0 0 0 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 1 1 ↑ XX 0 0 0 1 1 0 0 0 0 0 1 1 ↑ XX 0 0 0 1 1 0 0 0 0 0 0 1 1 ↑ XX 0 0 0 0 0 0 0 0 VBC[2:0] 1 1 ↑ XX 1 1 1 0 0 0 1 1 1 1 1 1 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 0 0 Power Control B 1 1 ↑ XX 1 PCEQ DRV_ena Power control[1:0] 0 0 1 1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vml[0] DRV_vml[2:0]				<u> </u>										39
Power Control A 1				1										2C
1 1 ↑ XX 0 0 1 1 0 REG_VD[2:0] 1 1 ↑ XX 0 0 0 0 0 VBC[2:0] 0 1 ↑ XX 1 1 0 0 1 1 1 1 1 1 1 ↑ XX 0 0 0 0 0 0 0 0 1 1 ↑ XX 1 PCEQ DRV_ena Power control[1:0] 0 0 0 1 1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vml[2:0]	Power Control A			1										00
1 1 ↑ XX 0 0 0 0 0 0 VBC[≥·] Power Control B 1 ↑ XX 1 1 0 0 0 1 1 1 1 1 1 1 ↑ XX 0 0 0 0 0 0 0 0 0 1 1 ↑ XX 1 PCEQ DRV_ena Power outro[[1:0] 0 0 0 1 1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vml[2:0]				1										30
O				1										01
Power Control B 1 1 ↑ XX 1 PCEQ DRV_ena Power control[1:0] 0 0 1 1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vmh[2:0] 0 1 ↑ XX 1 1 1 0 1 0 0 0		0	1	1		1	1		0	1	1			CFh
1 1 ↑ XX DRV_vml[2:1] 1 DC_ena DRV_vml[0] DRV_vmh[2:0] 0 1 ↑ XX 1 1 1 0 1 0 0 0		1	1	1	XX	0	0	0	0	0	0	0	0	00
1 1 ↑ XX DRV_vmi[2:1] 1 DC_ena vml[0] DRV_vmn[2:0] 0 1 ↑ XX 1 1 1 0 1 0 0 0			PCEQ	DRV_ena	Power co	ontrol[1:0]	0	0	1	81				
0 1 ↑ XX 1 1 1 0 1 0 0 0		1	1	1	xx	DRV_v	/ml[2:1]	1	DC_ena		D	RV_vm	h[2:0]	30
		0	1	1	XX	1	1	1	0		0	0	0	E8h
Driver timing control A	Driver timing control A	1	1	1	XX	CR/EQ/PC	SDT	[1:0]	0	0	1	0	NOW	84
1 1 ↑ XX 0 0 EQ[2:0] CR[2:0]		1	1	↑					Q[2:0]			CR[2	:0]	11

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	1	1	1	XX	0	1	1	1	1		PC[1	:0]	7A
	0	1	↑	XX	1	1	1	0	1	0	0	1	E9h
Driver timing control B	1	1	1	xx	CRE/EQE /PCE	SDT	[1:0]	0	0	1	0	NOWE	04
	1	1	1	XX	0	0	Е	Q[2:0]			CR[2	:0]	11
	1	1	1	XX	0	1	1	1	1		PC[1	:0]	7A
Driver timing control C	0	1	↑	XX	1	1	1	0	1	0	1	0	EAh
Driver timing control C	1	1	1	XX	VG_S	W_T4	VG_SV	V_T3	VG_S	W_T2	VG	SW_T1	66
	0	1	1	XX	1	1	1	0	1	1	0	1	EDh
	1	1	↑	XX	0	1	CP1 sof	ft start	0	1	CP23	soft start	55
Power on sequence control	1	1	↑	XX	0	0	En_	vcl	0	0	En	_ddvdh	01
	1	1	1	XX	0	0	En_v	⁄gh	0	0	Е	in_vgl	23
	1	1	↑	XX	DDVDI	H_ENH	0	0	0	0	0	1	01
Frahla 20	0	1	↑	XX	1	1	1	1	0	0	1	0	F2h
Enable 3G	1	1	↑	XX	0	0	0	0	0	0	1	3G_enb	02

Note 1: Undefined commands are treated as NOP (00h) command.

- Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).
- Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit D4 only), 38h and 39h are updated during V-SYNC when ILI9341V is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.







8.2. Description of Level 1 Command

8.2.1. NOP (00h)

00h					NOP (No	Opera	ation)								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	0	0	0	0	0	0	00h		
Parameter					No P	aramete	er.								
	This comr	mand is an	empty com	nmand; it does not ha	ave any e	effect or	the dis	play mo	dule. Ho	wever it	can be	used to t	erminate		
Description	Frame Me	emory Writ	e or Read a	as described in RAM	WR (Mer	mory Wı	rite) and	RAMRI) (Memo	ry Read	d) Comm	ands.			
	X = Don't	care.													
Restriction	None														
		Status Availability													
Register				-			•		Yes Yes	1					
A a il a la ilita .				Normal Mode On, Partial Mode On,					Yes						
Availability				Partial Mode On,					Yes						
					Sleep In	io Oii, c	лоор ос		Yes						
					oloop III				. 00	1					
					Status		Default \	Value.							
					oraius On Seque		N/A								
Default					V Reset	J1100	N/A								
					V Reset		N/A								
Flow Chart	None														





8.2.2. Software Reset (01h)

01h					sv	VRESET										
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	XX	0	0	0	0	0	0	0	1	01h			
Parameter					No F	aramete	er.									
	When the	Software	Reset com	mand is written, it c	auses a	software	e reset.	It reset	s the co	mmands	s and pa	arameter	s to their			
Description	S/W Rese	et default v	alues. (See	default tables in each	ch comm	nand des	cription	.)								
Description	Note: The	Frame Me	emory conte	ents are unaffected b	y this co	ommand										
	X = Don't	care.														
İ	It will be n	ecessary t	to wait 5mse	ec before sending ne	w comm	and follo	owing so	oftware r	eset. Th	e displa	y module	e loads a	II display			
Restriction	supplier fa	actory defa	ult values to	o the registers during	this 5m	sec. If S	oftware	Reset is	s applied	during	Sleep O	ut mode	, it will be			
	necessary	y to wait 12	20msec bef	ore sending Sleep o	ut comm	nand. So	ftware F	Reset Co	ommand	cannot	be sent	during S	leep Out			
	sequence).														
										_						
					Status				ailability	4						
Register				Normal Mode On,					Yes	4						
		Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes														
Availability																
		ј Зјевр III ј теѕ														
	Status Default Value															
D (11				Power (N/A									
Default					V Reset		N/A	4								
				HV	V Reset		N/A	4								
				SWRESET(01h)												
							ļ	۔ ــ ــ ــ اء ا	gend		7					
				\downarrow			!	Le	genu		1					
				•				Co	mmand		į					
			Die	play whole blank scr	000	\					į					
			Dis	play whole blank sch	een ,)	į /	Pai	rameter	=						
							(D	isplay		ļ					
Flow Chart									ction	>	į					
				₩			į	\geq		\leq						
				Set	\		; (Mode		1					
			/	Commands to							į					
			\	S/W Default Values			(Sequen	tial trans	fer	-					
					•		i			<u> </u>						
				Ţ												
			/	V												
				Sleep In Mode												
			`													





8.2.3. Read display identification information (04h)

04h				RDDIDIF	(Read Disp	lay Iden	tification	on Inforr	nation)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h	
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Χ	
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX	
3 rd Parameter	1	↑	1	XX				ID2	[7:0]				XX	
4 th Parameter	1	1	1	XX				ID3	[7:0]				XX	
Description	The 1 st The 2 nd The 3 rd	paramete paramete paramete	r is dumm er (ID1 [7: r (ID2 [7:0	oits display identific by data. D]): LCD module's D]): LCD module/di D]): LCD module/di	manufactui	er ID.								
Restriction														
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value Default Value												
Default		Status (Before MTP Program) (After MTP Program) Power On Sequence ID1 \ ID2 \ ID3 = 8'h00h ID1 \ ID2 \ ID3 = MTP value SW Reset ID1 \ ID2 \ ID3 = 8'h00h ID1 \ ID2 \ ID3 = MTP value												
Flow Chart	HW Reset ID1 \ ID2 \ ID3 = 8'h00h ID1 \ ID2 \ ID3 = MTP value RDDIDIF(04h)													



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.2.4. Read Display Status (09h)

09h				RDI	OST (Re	ad Disp	lay Stat	:us)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX	D [31:25]								00
3 rd Parameter	1	↑	1	XX	0 D [22:20]					D [1	9:16]		61
4 th Parameter	1	↑	1	XX	D[15]	0	D[13]	[13] 0 0 D [10:					00
5 th Parameter	1	↑	1	XX	D [7:5] D [4:1]						0	00	

This command indicates the current status of the display as described in the table below:

Bit	Description	Value	Status
D31	Booster voltage status	0	Booster OFF
וטו	Booster voltage status	1	Booster ON
D30	Pow address order	0	Top to Bottom (When MADCTL D7='0')
D30	Row address order	1	Bottom to Top (When MADCTL D7='1')
D29	Column address order	0	Left to Right (When MADCTL D6='0').
D29	Column address order	1	Right to Left (When MADCTL D6='1').
D28	Pow/solumn evehongs	0	Normal Mode (When MADCTL D5='0').
D20	Row/column exchange	1	Reverse Mode (When MADCTL D5='1').
D27	Vertical refreeb	0	LCD Refresh Top to Bottom (When MADCTL D4='0')
DZI	vertical reflesh	1	LCD Refresh Bottom to Top (When MADCTL D4='1').
Dae	DCD/DCD order	0	RGB (When MADCTL D3='0')
D26	RGB/BGR order	1	BGR (When MADCTL D3='1')
Doc	Harimantal vaforals and a	0	LCD Refresh Left to Right (When MADCTL D2='0')
D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL D2='1')
D24	Not used	0	
D23	Not used	0	
D22		404	40 hitterinal
D21	Interface color pixel format	101	16-bit/pixel
	definition	110	18-bit/pixel
D20			
D19	Idle mode ON/OFF	0	Idle Mode OFF
		1	Idle Mode ON
D18	Partial mode ON/OFF	0	Partial Mode OFF
		1	Partial Mode ON.
D17	Sleep IN/OUT	0	Sleep IN Mode
	·	1	Sleep OUT Mode.
D16	Display normal mode ON/OFF	0	Display Normal Mode OFF.
	Not used Interface color pixel format definition Idle mode ON/OFF Partial mode ON/OFF Sleep IN/OUT	1	Display Normal Mode ON.
D15		0	Scroll OFF
D14		0	
D13		0	Inversion Off
D12		0	
D11	Not Used	0	
D10	Display ON/OFF	0	Display is OFF
	, , , , ,	1	Display is ON
D9	Tearing effect line ON/OFF	0	Tearing Effect Line OFF
		1	Tearing Effect ON
		000	Gamma Curve 1
		001	
D[8:6]	Gamma curve selection	010	
		011	
		other	Not defined

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





		,						
		D5	Teorin	g effect line mode	0		Mode 1, V-E	Blanking only
			i cariii	g effect lifte fillode	1	Mode	2, both H-Blan	king and V-Blanking.
		D4	Horizor	ntal Sync (RGB I/F	0		'1' = On	'0' = Off
		D3	Vertic	al Sync (RGB I/F)	0		'1' = On	'0' = Off
		D2	Dot	Clock (RGB I/F)	0		'1' = On	'0' = Off
		D1	Data	Enable (RGB I/F)	0		'1' = On	'0' = Off
		D0		Not used	0			
	X = Don	i't care						
Restriction								
					Status		Availability	
				Normal Mode Or		Off, Sleep Out	Yes	
Register				Normal Mode Or			Yes	
Availability				Partial Mode Or			Yes	
				Partial Mode Or	n, Idle Mode (On, Sleep Out	Yes	
					Sleep In		Yes	
								_
				9	tatus	Default Va	110	
					n Sequence	32'h006100		
Default					Reset	32'h006100		
					Reset	32'h006100		
					. 10001	0211000100		
								Legend
				RDDST(0)Qh)			
				KDD31(c	7911)			Command
						Host		Parameter
						Driver		Display
Flow Chart			1st Parameter:					7!
	/			Send D[31:25] displa Send D[19:16] displa			/	Action
		4	4th Parameter:	Send D[10:8] display Send D[7:5] display s	status			Mode
			Zarr arameter.	Cond D[1.0] display 5				
								Sequential transfer





8.2.5. Read Display Power Mode (0Ah)

		piay i	RDDPM (Read Display Power Mode)													
0Ah					RDD	PM (Rea	Displ	y Power	Mode)							
	D/CX	RDX	WRX		D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1		XX	0	0	0	0	1	0	1	0	0Ah		
1 st Parameter	1	1	1		XX	Х	X	Х	Х	Х	Χ	Х	Х	Х		
2 nd Parameter	1	1	1		XX	D7	D6	D5	D4	D3	D2	0	0	80		
	This cor	mmand inc	licates the	current	status of th	ne display	as des	cribed in t	the table	e below::						
				Bit	Value		Descrip	tion		Commen	nt					
				D7	0			nas a faul								
			-		1			working (OK							
				D6	0		le Mode									
			-		1		le Mode									
				D5	1		tial Mod tial Mod									
Description			-		0		eep In I									
·				D4	1		ep Out									
			•		0			Mode Of	f.							
				D3	1			Mode O								
				D2	0	D	isplay is	Off.								
				DZ	1		isplay i									
				D1			Not Defi			Set to '0						
				D0			lot Defi	ned		Set to '0	,					
	X = Don	i't care														
Restriction																
						Statu	s		A	vailability	,					
				No	rmal Mode	On, Idle I	/lode O	ff, Sleep (Out	Yes						
Register				No	rmal Mode	On, Idle I	/lode O	n, Sleep (Out	Yes						
Availability					rtial Mode					Yes						
				Pa	rtial Mode			ı, Sleep C	Out	Yes						
						Sleep	In			Yes						
						Status		Defaul	t Value	1						
Defect					Pow	er On Se			08h							
Default						SW Res		8'h								
						HW Res	et	8'h	08h							
				г							į	L	egend	-		
					RDDPI	M(0Ah)					į		ommand	$\neg \mid \mid \mid$		
				L				Host			į	7				
								Driver			-		arameter	=		
Flow Chart						7		JIIVEI					Display	<u> </u>		
			1st Paramete	er: Dumi	my Read						/ ¦	<	Action	>		
			2nd Paramet	ter: Send	d D[7:2] displa	y power m	ode statu	S		/	/ I !		Mode	$\supset \cdot $		
										/				(
	Sequential transfer												sfer)			
		Sequential transfer														





8.2.6. Read Display MADCTL (0Bh)

0Bh		יאי עייין		_ (35)	rDDMA	DCTL (Road Di	enlav M	ADCT	١				
VDII		I				`			T	1				
	D/CX	RDX	WRX)17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1		XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter	1	1	1		XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	<u> </u>	1	1	XX	D7	D6	D5	D4	D3	D2	0	0	00
	I his co	mmand ind	dicates the	current s	tatus of the	display	as descr	ibed in	the table	below:				
			Bit V	alue			Descripti	ion			Com	ment		
			D7	0			(When N					-		
				1			(When N					-		
			D6	0			When M							
				0			When M (When N							
			D5	1			(When							
Description					CD Refresh									
			D4		CD Refresh									
				0			en MAD			,.		-		
			D3	1			en MAD					-		
			D2	0 L	.CD Refresh	Left to	Right (W	/hen MA	ADCTL E)2='0').		-		
			D2	1 L	CD Refresh	Right to	Left (V	/hen MA	ADCTL E)2='1').		-		
			D1		Switching						Set t	o '0'		
			D0		Switching	betweer	n Segme	ent outpu	uts and I	RAM	Set t	o '0'		
	X = Dor	n't care												
Restriction														
						Status	3		A	vailability	,			
				Norr	nal Mode Oi			Sleep (Yes				
Register					nal Mode Oi					Yes				
Availability				Part	ial Mode Or	ı, Idle M	ode Off,	Sleep C	Out	Yes				
-				Part	ial Mode Or	ı, Idle M	ode On,	Sleep C	Out	Yes				
						Sleep	n			Yes				
						Status		Defaul	t Value	1				
					Power	Status On Seq	Hence		00h					
Default						W Rese			nange					
						IW Rese			00h					
							'							
							7						_egend	
					RDDMADCT	L(0Bh)					!			\neg !
						` ′					!		Command	<u></u>
							н 	lost 			_	F	Parameter	_/ !
Fl 01					\downarrow		Di	river			 		Display	\supset \vdots
Flow Chart					•						7 ¦	\geq	Action	\leq :
	/		1st Parame		/ Read D[7:2] display إ	oower mo	de status			,	/	\geq		\leq !
										/	ļ		Mode	ン!
										_	!	Segui	ential trans	sfer
											-	Joqui	oman dall	
	<u> </u>													'





8.2.7. Read Display Pixel Format (0Ch)

0.2.77 RC8						RDDCO	LMOD (I	Read D	isp	lay F	Pixe	el For	mat)				
	D/CX	RDX	WR	ν Τ			,	ı	<u> </u>		Т	D4	<u> </u>	D2	D1	D0	UEV
Command	0			^		D17-8 XX	D7 0	D6 0		D5 0		0	D3 1		0	0	HEX 0Ch
1 st Parameter	1	1	1			XX	X	X		X		X	X	1 X	X	X	X
2 nd Parameter	1	<u> </u>	1			XX	0		DE	- <u>^-</u> PI [2:	01		0		DBI [2:0]		06
2 Taramotor	J	mmand ir		e the	CIII	rrent status of th		v as de				he tal			DB1 [2:0]		- 00
	11113 001	iiiiiaiia ii						-)						_		
) IPC		RGB Interf		mat	÷		31 [2		MCU Int				
			0	0	0	1	erved			0	0	0		eserved			
			0	1	0	1	erved erved			0	1	0		eserved			
			0	1	1		erved		Ė	0	1	1		eserved eserved			
			1	0	0	1	erved			1	0	0		eserved			
Description			1	0	1	1	s / pixel		ł I	1	0	1		bits / pix			
			1	1	0		s / pixel			1	1	0		bits / pix			
			1	1	1		erved			1	1	1		eserved			
			1	0	1	16 bits	s / pixel										
			<u>'</u>	U	'	(6-bit 3 times		nsfer)	ļ								
			1	1	0		s / pixel										
						(6-bit 3 times	data tra	insfer)	,								
	X = Dor	n't care															
Restriction																	
							Stat	us					Availabili	tv			
					İ	Normal Mode	On, Idle	Mode C	Off,	Slee	p C		Yes				
Register						Normal Mode	On, Idle	Mode C	Эn,	Slee	р С	Out	Yes				
Availability						Partial Mode	On, Idle	Mode C	Off, S	Slee	рΟ	ut	Yes				
						Partial Mode (On, Idle	Mode C)n, (Slee	рΟ	ut	Yes				
							Sleep	p In					Yes				
										Defa	ault	Value	9				
						Status		DP	rl [2				BI [2:0]				
Default					İ	Power On Sec	uence		b00				3'b110				
						SW Rese	et	No	Cha	ang		N	o Chang				
						HW Rese	et	3'	b00	00			3'b110				
																	1
														i	L	egend	
						RDDCOLN	MOD(0Ch))						1		Command	$\neg \mid$
									Н	ost				1	_		<u></u>
														¦		Parameter	<u> </u>
Flow Chart	_						7		וטו	iver				l		Display	_)
			1st Pa	arame	ter: I	Dummy Read								/ ¦		Action	$>$ \mid
						Send D[7:2] displa	y pixel for	mat statu	ıs					/ ¦		Mode	\supset \vdots
													/	į			_
														i	Sequ	ential tran	sfer
														i i.			
														1.			<u> </u>





8.2.8. Read Display Image Format (0Dh)

0Dh					RDD	IM (Read	d Displa	y Image	Mode)					
	D/CX	RDX	WRX	D	17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	,	ΧX	0	0	0	0	1	1	0	1	0Dh
1 st Parameter	1	1	1	,	XX	Χ	Χ	Χ	Х	Х	Χ	Х	Χ	Х
2 nd Parameter	1	1	1		ΧX	0	0	0	0	0		D [2:0]		00
Description	This con		dicates the	e current	D [2 00 00 01 01	2:0] 0 11 0 1	Gamr	Descripe ma curve Not defi	tion e 1 (G2.2					
Restriction														
Register Availability				Nor Par	mal Mode (mal Mode (tial Mode C tial Mode C	On, Idle I On, Idle I	Mode Of Mode Or Mode Off Mode Or	n, Sleep f, Sleep (Out Out Out	vailability Yes Yes Yes Yes Yes Yes	<u>/</u>			
Default					Power On	atus Sequen Reset Reset	ice	3'b 3'b	o000 0000 0000					
Flow Chart			1st Parame 2nd Parame		RDDIMI V y Read D[7:0] display			Host Driver				F	egend Command Parameter Display Action Mode	





8.2.9. Read Display Signal Mode (0Eh)

0Eh					RDDS	SM (Rea	ad Displ	ay Signa	al Mode)				
	D/CX	RDX	WRX	D17-8		D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX		0	0	0	0	1	1	1	0	0Eh
1 st Parameter	1	1	1	XX		Χ	Х	Х	Χ	Х	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX		D7	D6	D5	D4	D3	D2	0	0	00
	This co	mmand ii	ndicates t	he current stat	us of the	e displa	y as des	cribed in	the tab	le below				
				Bit Val				Descripti	on					
				D7 0			ffect line							
				D6 0) Te	earing e	ffect line	mode 1						
				1				mode 2		>==				
				D5 0				RGB inte						
Description				D4 0) Ve	ertical s	ync. (RC	B interfa	ace) OF	F				
				D 1	V	ertical s	ync. (RC	B interfa	ace) ON	ace) OFF				
				D3 0				CLK, RG						
				D2 0) D:	ata ena	ble (DE,	RGB int	erface)	OFF				
				D1 0		ata ena eserved		RGB int	erface)	ON				
				D0 0		eserved								
	X = Dor	n't care												
Restriction														
110001100011														
						Stat	110			Availabili	hv			
				Normal	Mode (ff, Sleep		Yes	Ly			
Register								n, Sleep		Yes				
Availability								ff, Sleep		Yes				
7 (Validoliity								n, Sleep		Yes				
						Slee		•		Yes				
						Statu			ult Value)				
Default							equence		h00h					
						SW Re			h00h					
						HW Re	set	[8'	h00h					
							<u></u>							 ;
												L	egend	
					RDDSM	1(0Eh)					1		Command	
								Host			1	_	Parameter	<u> </u>
								Driver			¦			=
Flow Chart	_							ואמוים			<u> </u>		Display	<i>-</i> √ ∐
	/			meter: Dummy Re							/ ¦		Action	$> \parallel$
				meter: Send D[7:		y signal m	node statu	S			/ ¦		Mode	$\supset \ \ $
										/				-
												Sequ	ential tran	sfer
											l.			<u> </u>





8.2.10. Read Display Self-Diagnostic Result (0Fh)

0Fh				RDDSDF	R (Read D	isplay S	Self-Dia	gnostic	Result)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	1	1	1	0Fh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Χ
2 nd Parameter	1	1	1	XX	D7	D6	0	0	0	0	0	0	00
	Bit		Descript						ction				
	D7		ter Loading		Invert th						operly.		
	D6	Fur	nctionality E		Invert th	e D6 bit	if the dis	splay is f		lity			
Description	D5	-	Not Use						'0'				
Description	D4		Not Use						'0'				
	D3		Not Use						'0'				
	D2 D1		Not Use						'0'				
	D0		Not Use						ʻ0'				
	_ D0		NOL OSC	s u					U				
Restriction													
					Sta		201		Availabil	ity			
Register				Normal Mod					Yes				
				Normal Mod					Yes Yes				
Availability				Partial Mod	•				Yes				
				i artiai Mou	Slee		ni, oleep	Out	Yes				
					0.00	P							
					Statu	ıc	Dof	ault Valu					
				Pc	wer On S			3'h00h	<u> </u>				
Default				10	SW Re			3'h00h					
					HW Re			3'h00h					
						\neg				!		Legen	d
				RDD	SDR(0Fh)						<u> </u>		<u> 一</u> il
					_							Command	<u></u> , il
							Host					Parameter	<u>/ il</u>
Flow Chart					\rightarrow		Driver					Display	
Flow Chart										7		Action	\leq \Box
				Dummy Read : Send D[7:6] dis	play self-dia	gnostic st	atus						\leq \Box
										/ !		Mode	/ i∣
											Sea	uential trar	nsfer
													<u> </u>
													'





8.2.11. Enter Sleep Mode (10h)

10h					SPLIN	(Enter S	Sleep Mo	ode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Parameter						No Parai	meter						
				module to e						ode. In t	this mod	le e.g. th	e DC/DC
Description	converter	s stoppea,	internai osc	llator is stopp	oea, and	panei sca	anning is	sstoppe	a.				
·	MCU inter	face and m	emory are s	ill working ar	nd the me	emory ke	eps its c	ontents.					
	X = Don't o	care											
	This comn	nand has n	o effect who	en module is	already	in sleep	in mode	e. Sleep	In Mode	can onl	y be left	by the S	Sleep Out
Restriction				sary to wait			_						
				lize. It will be		ary to wai	t 120ms	ec after	sending S	Sleep Ou	ıt comma	and (whei	n in Sleep
	In Mode) b	efore Sleep	o In commar	id can be ser	nt.								
						atus			Availabilit	ty			
Register			-	Normal Mod					Yes				
_			-	Normal Mod					Yes				
Availability			-	Partial Mode					Yes Yes				
				r ai tiai ivioue		ep In	п, оксер	Out	Yes				
						- p		I_					
					Statu	ıs	Defa	ult Valu	е				
Default				Pov	ver On S	equence	Sleep	IN Mod	de				
					SW Re			IN Mod					
					HW Re	eset	Sleep	IN Mod	de				
	It takes 12	0msec to g	et into Sleep	In mode afte	er SLPIN	comman	id issued	l.					
											L	egend	
							\neg			-			コ i
		SPLIN (10	b)							ľ	C	ommand	<u></u> i
		SPLIN (10	11)			op DC/DC Converter	\rangle			l i	/ Pi	arameter	/ ¦
										į		Display	=\
							_/			ľ			<
	5: 1					\downarrow				ļ		Action	> ¦
Flow Chart		y whole blar natic No effe		\		V	\neg			į		Mode	\neg \mid
		I/OFF comm		/	Sto	op Interna	. \			i			_/ į
			/			Oscillator					Seque	ential trans	fer
							_/			į			<u></u>
										'			
	/	D. C. de .											
		Drain char from LCI			Slee	ep In Mod	e)						
		panel					/						
			/										






8.2.12. Sleep Out (11h)

11h					SLF	OUT (S	leep Out	t)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Parameter						No Para	meter						
Description		de e.g. the I	off sleep mo	de. erter is enabl	ed, Interi	nal oscill	ator is st	arted, a	nd panel :	scanning	is starte	ed.	
Restriction	Command and clock of 5msec and when this I functions of	(10h). It wincircuits stand there can load is done during this 5	Il be necess bilize. The d not be any a e and when	en module is ary to wait 5m lisplay module abnormal visu the display m be necessar be sent.	nsec before loads a ual effect odule is a	ore sendiall displation the called	ng next o y supplie display ir Sleep Ou	commar er's facto mage if ot –mode	nd, this is ory defaul factory de e. The dis	to allow to allow to allow to allow the second	to the red registe	he supply egisters of r values bing self-	y voltages during this are same diagnostic
Register Availability				Normal Mode Normal Mode Partial Mode Partial Mode	On, Idle On, Idle On, Idle	Mode (Mode (On, Sleep off, Sleep	Out Out Out	Availabili Yes Yes Yes Yes Yes	ty			
Default				Pov	Statu ver On S SW Re HW Re	equence set	Sleep	ult Valu IN Moo IN Moo	ie ie				
Flow Chart	It takes 12	0msec to b	ecome Slee	p Out mode a	fter SLP	OUT cor	nmand is	ssued.					









8.2.13. Partial Mode ON (12h)

12h					PTLO	N (Partia	al Mode	On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Parameter						No Para	meter						
Description		de, the Nor	·	node The part				•	the Part	ial Area	commar	nd (30H).	To leave
Restriction	This comm	nand has no	o effect whe	n Partial mode	e is activ	e.							
					Sta	itus			Availabili	ty			
Damieten				Normal Mode	On, Idle	Mode C	Off, Sleep	Out	Yes				
Register				Normal Mode	e On, Idle	Mode C	On, Sleep	Out	Yes				
Availability				Partial Mode	On, Idle	Mode C	off, Sleep	Out	Yes				
			-	Partial Mode	On, Idle	Mode C	n, Sleep	Out	Yes				
i					Slee	ep In			Yes				
Default				Power Or	tatus n Sequer Reset Reset	No	Defa ormal Dis ormal Dis	splay Mo	de ON				
Flow Chart	See Partia	l Area (30h)										





8.2.14. Normal Display Mode ON (13h)

13h				NORON	(Norm	al Displa	ay Mod	e On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Parameter					No F	Paramete	er						
Description	Normal di	splay mode	e on means	ay to normal mode. Partial mode off. mode On command	(12h)								
Restriction	This com	mand has r	no effect wh	en Normal Display m	node is	active.							
Register Availability				Normal Mode On, Normal Mode On, Partial Mode On, Partial Mode On,	Idle Mo	de On, S de Off, S de On, S	Sleep Ou Sleep Ou	ut ut it	Yes Yes Yes Yes Yes Yes				
Default				Status Power On Seq SW Rese	et	Norma Norma	Default \ al Displa al Displa al Displa	y Mode y Mode	ON				
Flow Chart	See Partia	al Area (30	h)										





8.2.15. Display Inversion OFF (20h)

8.2.15.	Pish	iay iii	iversic	on OFF (20	(ווע								
20h					DIN	OFF (Dis	play Inve	rsion OF	F)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u></u>	XX	0	0	1	0	0	0	0	0	20h
Parameter	This		lia vecel t	0.0000000000000000000000000000000000000	diamie: !::		Paramete	r					
				o recover from o									
	This co	ommand	makes n	o change of the	content o	of frame m	emory.						
	This co	ommand	doesn't	change any othe	er status.								
				Mem	norv				Display I	Panel			
						1		1.1					
Description											_		
p							\setminus				_		
							$\overline{}$	+			_		
							V				_		
						+					_		
						T							
	X = Do	n't care											
Restriction	This co	ommand	has no e	ffect when mode	ule alread	y is invers	sion OFF r	node.					
						Status			Availab	ility			
Register						On, Idle Mo			Yes				
						On, Idle Mo On, Idle Mo			Yes Yes				
Availability						n, Idle Mo			Yes				
						Sleep Ir		•	Yes				
					Qt:	atus		efault Va	مبا				
5 ()				-		Sequenc		ay Inversi					
Default						Reset		ay Inversi					
					HW	Reset	Displa	ay Inversi	on OFF				
							, <u> </u>		 Legen	d			
				Display In	version O	n Mode) !			-	 		
							/ ¦		Comman	d	İ		
					\downarrow		 		Paramete		į		
							į			-			
Flow Chart				IN\	/OFF(20h	1)	į		Display)	l I		
							i i		Action	\rightarrow	l I		
					\downarrow				Mada		į		
				District.	,	# NA - 1			Mode				
				Display In	version O	TT IVIODE	<i>)</i> į	Saci	uential tra	nsfer			
							i	Sequ		i ioici	İ		
							ا_						
	l												





8.2.16. Display Inversion ON (21h)

0.2.10.	D.Op	.u.y	110101	on Oil (2)									
21h				T	DIN	IVON (Dis	splay Inve	rsion ON	l)	1	T		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Parameter							Paramete	r					
	This co	ommano	l is used t	o enter into dis	play invers	sion mode							
	This co	ommano	l makes n	o change of th	e content c	of frame m	emory. Ev	ery bit is	inverted f	rom the fr	ame men	nory to the	display.
	This co	ommano	d doesn't d	change any oth	er status.								
				n mode, the Dis		oion OEE	aammand	(20h) oh	auld bo w	ritton			
	TO EXIL	. Dispiay	/ IIIVEISIOI	i illoue, the Dis	spiay iliveis	SION ON	Command	(2011) 5110	Julu De Wi	iilleii.			
				1 1 1 1						III	-1.1	1	
		,				_							
Description						-							
· 			\blacksquare		$\sqcup \sqcup$								
		•	-			_	$\neg >$						
			-			-						_	
		•	──			-						_	
		•	\top			-		_				_	
		•				_							
			• •								, ,	•	
	X = Do	n't care											
Restriction	This co	ommano	l has no e	effect when mo	dule alread	ly is invers	sion ON m	ode.					
						Status			Availab	oility			
Register					nal Mode C				Yes				
					nal Mode C				Yes				
Availability					ial Mode C ial Mode C				Yes Yes				
				1 410	idi ividad d	Sleep I		oop out	Yes				
										-			
							_						
				D	Status			efault Va					
Default				Pow	er On Sequ SW Rese			ay Inversi ay Inversi					
					HW Rese			ay Inversi					
1							'	,					
							į		Leger	nd	l l		
							\ ¦		Commar	nd	į		
				Display In	nversion Of	ff Mode) !		Comman	iu	i		
							_		Paramet	er /	 		
					\downarrow		· ·		1 aramet	<u>ei</u>	į		
Flow Chart							į		Display	,	i		
				IN	IVON(21h)		i		Action	$\overline{}$	ļ		
					1001(2111)		!		7 101.011		i		
					<u> </u>		į		Mode		l I		
					▼		 				į		
				(Display Ir	nversion O	n Mode		Seq	uential tra	ansfer	ľ		
				. ,			/ ¦			_ 	_		





8.2.17. Gamma Set (26h)

8.2.17.	Gamma	a Set (2	011)										
26h					GAM	SET (Ga	ımma S	et)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	XX				G	C [7:0]				01
	This comn	nand is use	d to select t	the desired G	amma cı	irve for t	ne curre	nt disp	lay. A max	kimum of	4 fixed	gamma c	urves can
	be selecte	d. The curv	e is selecte	d by setting th	ne approp	oriate bit	in the pa	aramete	er as desc	ribed in t	he Table):	
				GC [7:	:0]		ve Seled						
Description				01h		Gamma	a curve 1	1 (G2.2	2)				
Description				02h 04h									
				04n									
	Note: All o	ther values	are undefin										
	X = Don't	care											
	Values of	GC [7:0] no	t shown in t	able above a	re invalid	and will	not char	nge the	current se	elected G	Samma c	urve until	valid
Restriction	value is re	eceived.											
			Г										
						itus			Availabil	ity			
Register				Normal Mod Normal Mod					Yes Yes				
Availability			-	Partial Mode					Yes				
7 (Vallability				Partial Mode					Yes				
					Slee	ep In			Yes				
					Stat	JS	Defa	ult Val	ue				
Default				Po	wer On S	Sequence		'h01h					
					SW R			'h01h					
					HW R	eset	8	'h01h					
						7							
]]	Lege	HIU	į		
				GAMSET	(26h)		į	į _			1		
								¦	Comm	iand			
				\downarrow			1	/	Param	eter	/ ¦		
				V			7		Displ	av			
Flow Chart			/ 1	1st Paramete	r: GC[7:0]	l ,	/ ¦				/ į		
		,					Ì	i <	Actio	on	>		
		Δ							Mod	\ 10			
				\downarrow					10100				
				/			į	· /	Sequential	transfer	\		
				New Gamm Loade			 		>equential	u alisiel	Į į		
				Loude			Ì	'					
						_/					_		





8.2.18. Display OFF (28h)

0.2.10.	1 10	, -	FF (20	,,,									
28h		T	T		Ī	DISPOF			Ī	Ī	Ī	1	T
0.000000	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command Parameter	0	1	1	XX	0	0 No	1 Paramet	0 er	1	0	0	0	28h
	page ir	nserted.		to enter into DIS		F mode. I	n this mo		tput from	Frame Me	emory is c	disabled a	nd blank
							nory.						
				t change any otl									
Description				Mer	mory				Display F	Panel			
		n't care											
Restriction	This co	ommand	has no e	effect when mod	ule is alre	ady in dis	play off n	node.					
Register Availability				Norm Partia	al Mode (al Mode C		ode Off, S ode On, S ode Off, S ode On, S			i			
Default						Status er On Seq SW Rese HW Rese	uence t	Default Va Display O Display O Display O	FF FF				
Flow Chart					ay On Moo				Leger Comman Paramet	nd eer	- ¬		
					POFF (28h			Sec	Action Mode				





8.2.19. Display ON (29h)

8.2.19.	Dispi	iay O	N (291	ገ)									
29h						DISPO	N (Displa	y ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	1	29h
Parameter							Paramete						
				o recover from				trom the F	rame Me	mory is e	nabled.		
	This co	ommand	l makes n	o change of co	ntents of f	rame men	nory.						
	This co	ommand	l does not	t change any ot	her status								
				Memory					Disp	lay Par	iel		
			\perp		\coprod	_		\perp	$\perp \! \! \perp \! \! \! \perp$		Ш	_	
Description			+		+++	_		-	╂┢		+++	_	
Description			+			_	<u>N</u>	_			HH	_	
							\Box $>$	コ				- -	
			+		+++	_		_			$\vdash \vdash$	_	
			+			_		-				-	
						_						<u>-</u>	
								I					
	X = Do	n't care											
Daatriatian					مام دام	مانين مانم							
Restriction	This co	ommand	nas no e	effect when mod	lule is aire	ady in dis	play on it	lode.					
						Status			Availab	ility			
				Norm	al Mode (Sleep Out	Yes				
Register								Sleep Out	Yes				
Availability					al Mode C				Yes				
				Paru	al Mode C	Sleep I		ieep Out	Yes Yes				
									•				
						.							
					Powe	Status er On Seq		Default Va Display Ol					
Default						SW Rese		Display Ol					
						HW Rese		Display Ol	II.				
							. !	_i	 Legen		7		
				Dian	olay Off Mo	nde	\ !			<u>-</u>			
				Disp	nay OH IVIC	Jue	/ ¦		Command	t l	į		
							/ I		Paramete		į		
							į				 		
Flow Chart				DI	SPON(29	h)	į		Display)	 		
The state of the s				DI	JF UIV(29)	11)	ł		Action	\rightarrow	İ		
					\downarrow		 		Mada		į		
					▼		\		Mode		-		
				Disp	olay On Mo	ode) !	Sequ	ential trar	nsfer			
							/ ¦	Scyul			1		
							I.				ن.		






8.2.20. Column Address Set (2Ah)

		,	J. 000	Set (ZAII)	- 01	OFT (O :		dwa.a.c. 0 . 1					
2Ah					CA	SET (Col	umn Add	dress Set)	1	T	ı	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Note1
2 nd Parameter	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	110101
3 rd Parameter	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1
4 th Parameter	1	1	1	to define area o	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	
				e values of SC line in the Frame		y.	5:0] are	EC[1		/IWR com	nmand co	mes. Ead	ch value
Description													
	X = Do	n't care				! ! !			<u> </u>				
	SC [15	:0] alwa	ys must	be equal to or le	ss than E	C [15:0].							
Restriction	Note 1	· When s	SC [15:0] or EC [15:0] is	areater th	nan 00FF	h (When	MADCTI '	s D5 = 0)	or 013Fh			
restriction			_		_					01 0 101 11			
	(When	MADCT	TL's D5 =	= 1), data of out o	of range v	vill be ign	ored (WE	MODE=0)				
						Status			Availab	oility			
				Norma	Mode O	n, Idle Mo	ode Off, S	Sleep Out	Yes	3			
Register				Norma	Mode O	n, Idle Mo	ode On, S	Sleep Out	Yes	3			
Availability				Partial	Mode O	n, Idle Mo	de Off, S	Sleep Out	Yes	3			
				Partial	Mode O	n, Idle Mo	de On, S	leep Out	Yes	3			
						Sleep Ir	1		Yes	3			
				Status				Default Va	alue				
			Po	wer On Sequenc	e SC[15:0]=000			C [15:0]=0				
Default				SW Reset	SC [15:0]=000)()h i	MADCTL's MADCTL's					
				HW Reset	SC[15:0]=000	00h	E	C [15:0]=(00EFh			












8.2.21. Page Address Set (2Bh)

8.2.21. F	age /	-aai c	,33 0	et (ZBN)									
2Bh					Р	ASET (Pa	age Add	ress Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1
2 nd Parameter	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note
3 rd Parameter	1	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1
4 th Parameter	1	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	
Description	other of	driver sta	atus. Th	to define area of e values of SP [ne in the Frame M SP[1!	15:0] ai	nd EP [18						_	
Restriction	Note 1	: When s	SP [15:0	be equal to or less] or EP [15:0] is go be ignored.(WEM	reater th	nan 013Fh	n (When	MADCTL's	s D5 = 0)	or 00EFh	(When M	ADCTL's	D5 = 1),
						Status			Availab				
Register								Sleep Out					
ŭ								Sleep Out	Yes				
Availability								Sleep Out	Yes				
				Partial	ivioae O	<u>n, Idle Mo</u> Sleep Ir		Sleep Out	Yes Yes				
						Sieep II	11		1 108	·			
				01.1				D (")					
			Day	Status	en r	15:01-000	00h Er	Default Va					
Default			P0'	wer On Sequence SW Reset		15:0]=000 15:0]=000	ooh If	P [15:0]=01 MADCTL's MADCTL's	B5 = 0: E				
				HW Reset	SP [15:0]=000		P [15:0]=01					
							-	-					











8.2.22. Memory Write (2Ch)

2Ch						RAMWI	R (Memory	Write)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	0	2Cł
1 st Parameter	1	1	1		•		D1	[17:0]					XX
:	1	1	1				Dx	[17:0]					XX
N th Parameter	1	1	1				Dn	[17:0]					XX
Description	status. Page p	When cositions in frame	this com	to transfer dat mand is accep art Column/Sta and the colun care.	oted, the c	olumn r	egister and	the page	e register	are rese	t to the S	tart Colur) Then D	mn/Sta [17:0]
Restriction	In all co	olor mo	des, ther	e is no restricti	on on leng	th of pa	rameters.						
Register Availability				Norm	al Mode C	n, Idle I	us Mode Off, S Mode On, S Mode Off, S	leep Out		3			
				Parti	al Mode O	n, Idle N Sleep	Mode On, S In	leep Out	Yes				
					Status		Γ	Default Va	alue				
Default					On Seque		Contents of						
					W Reset W Reset		Contents of Contents of						
Flow Chart			/ 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	st Parameter: S nd Parameter: E th Parameter: S nd Parameter:	(2Ch) P[15:8] SC[7:0] (2Bh) P[15:8] SP[7:0] (2Ch) Pata 0]Dn[17:0			If Needed		Comi Parai Disp	tion	7	





8.2.23. Color Set (2Dh)

2Dh						RGBSE	T (Color	Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	<u>†</u>	XX	0	0			R00	[5:0]			XX
n th Parameter	1	1	1	XX	0	0			Rnn	[5:0]			XX
32 nd Parameter	1	1	↑	XX	0	0			R31	[5:0]			XX
33 rd Parameter	1	1	↑	XX	0	0			G00	[5:0]			XX
n th Parameter	1	1	↑	XX	0	0			Gnn	[5:0]			XX
96 th Parameter	1	1	1	XX	0	0			G64	[5:0]			XX
97 th Parameter	1	1	1	XX	0	0			B00	[5:0]			XX
n th Parameter	1	1	1	XX	0	0			Bnn	[5:0]			XX
128 th Parameter	1	1	1	XX	0	0			B31	[5:0]			XX
Description	128 by	tes mus ommand	t be writt	to define the LU en to the LUT re effect on other c mory is written t	egardless	of the co	lor mode.	Only the	values in				s effect
Restriction													
						Status			Availab	ility			
				Normal	Mode O	n, Idle Mo	de Off SI	een Out	Yes	cy			
Register						n, Idle Mo			Yes				
Availability						, Idle Mo			Yes				
rtvanasmty						, Idle Mod			Yes				
						Sleep In		•	Yes				
Default				Pow	Status ver On Se SW Res HW Res	equence	Ra Content	efault Val indom val s of LUT indom val	ues protected				
Flow Chart				RGBSET 1st Paramete : 32nd Paramet 33rd Paramet : 96th Paramet 97th Paramet : 128th Paramet	er: R00[5: ter. R31[5: ter. G00[5: er. G63[5: ter. B00[5	5:0] 5:0] 5:0] 5:0]			Comm Param Displ Actio	nand neter ay on	7		






8.2.24. Memory Read (2Eh)

8.2.24. I	viemo	.,		,		DAMDI) (Mamanu	Bood\					
2011						T T	O (Memory			1			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	1	0	2Eh
1 st Parameter	1	1	1	XX	Х	Х	X	X 147.01	Χ	X	Χ	Х	X
2 nd Parameter	1	<u> </u>	1					1 [17:0] x [17:0]					XX
: (N+1) th	1		1				ט.	x [17.0]					
Parameter	1	1	1					n [17:0]					XX
				rs image data				-		cessor sta	arting at t	he pixel I	ocation
	specific	ed by pr	eceding	set_column_ad	ldress and	l set_pa	ge_address	comman	ds.				
		-		rol D5 = 0:									
			. •	registers are re			, ,		• ,		•		
		•	·	the End Colu	•				•			•	
		_		e read from the				_					
Description	nroces	cor con	de anoth	er command.									
Description	proces	501 SEII	us anoth	er command.									
	If Mem	ory Acc	ess Cont	trol D5 = 1:									
	The co	lumn ar	nd page	registers are re	set to the	Start Co	olumn (SC)	and Start	Page (SF), respect	tively. Pixe	els are re	ad from
	frame	memory	at (SC,	SP). The page	register is	s then ir	ncremented	and pixe	ls read fro	om the fra	me memo	ory until th	ne page
	registe	r equals	the End	d Page (EP) va	lue. The	page reg	gister is the	n reset to	SP and	the colum	nn registe	r is increr	mented.
	Pixels	are read	d from th	e frame memo	ry until the	e column	register ed	quals the	End Colu	mn (EC) v	alue or th	e host pro	ocessor
	sends	another	commar	nd.									
Restriction	There	is no res	striction o	on length of par	ameters.								
						Statu	s		Availab	oility			
				Norma	al Mode O	n, Idle N	Node Off, S	eep Out	Yes				
Register				Norma	al Mode O	n, Idle N	/lode On, S	eep Out	Yes				
Availability				Partia	al Mode O	n, Idle M	lode Off, SI	eep Out	Yes				
-				Partia	al Mode O	n, Idle M	lode On, Sl	eep Out	Yes				
						Sleep	In		Yes				
					Ctatura		-) - f = !	J				
				D	Status	200-		Default Va		lomb:			
Default					On Seque		Contents of						
					W Reset		Contents of						
				н	W Reset	1	Contents of	шетпогу і	s set rand	omly			











8.2.25. Partial Area (30h)

8.2.25. F	<u>Partia</u>	I Area	a (30h	1)									
30h						PLTAR	(Partial	Area)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
4 th Parameter Description	This condefines Frame If End	1 command s the Sta Memory Row>Sta	art Row	XX the partial mod	ER7 de's displayed to the B4=0:- B4=1:-	ER6 ay area.	ER5 There are	ER4 e 2 paran	ER3 neters as	ER2 sociated	ER1	ER0 command	3F , the first
	If End	Row = S	Start Row	then the Partia	l Area wil	l be one r	ow deep.						
	X = Do	n't care.											
Restriction	SR [15	50] and	ER [15	0] cannot be	0000h noi	exceed	013Fh.						





	Status Availability
	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
Availability	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
Default	Default Value SR [15:0] ER [15:0] Power On Sequence 16'h0000h 16'h013Fh SW Reset 16'h 0000h 16'h 013Fh HW Reset 16'h 0000h 16'h 013Fh
	1. To Enter Partial Made
Flow Chart	1. To Enter Partial Mode PLTAR(30h) 1st Parameter: SR[15:8] 2nd Parameter SR[7:0] Parameter Display Action Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Partial Mode Sequential transfer Display Action Mode RAMRW(2Ch) Sequential transfer Display Action Mode Sequential transfer
	DISPON(29h)





8.2.26. Vertical Scrolling Definition (33h)

33h					VSCRDE	F (Vertic	al Scrolli	ng Defini	ition)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	1	0	0	1	1	33h		
1 st Parameter	1	1	↑	XX	TFA [15:8]										
2 nd Parameter	1	1	↑	XX		TFA [15:8] TFA [7:0]									
3 rd Parameter	1	1	↑	XX				VSA	[15:8]				01		
4 th Parameter	1	1	↑	XX				VSA	[7:0]				40		
5 th Parameter	1	1	↑	XX				BFA	[15:8]				00		
6 th Parameter	1	1	↑	XX				BFA	[7:0]				00		


This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.


The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).






















8.2.27. Tearing Effect Line OFF (34h)

34h					TEOI	FF (Tearin	g Effect	Line OFF	·)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Parameter						No F	arameter						
Description		mmand		to turn OFF (Ac	tive Low) th	e Tearing	Effect out	put signa	al from the	TE signa	al line.		
Restriction	This co	mmand	has no e	effect when Tea	ring Effect o	output is a	Iready OF	F.					
Register Availability				Norn Part	nal Mode Or nal Mode Or al Mode Or al Mode Or	n, Idle Moo	de On, Sle de Off, Sle de On, Sle	eep Out	Availabil Yes Yes Yes Yes	ity			
Default					S	Status On Seque W Reset		OFF OFF OFF	ue				
Flow Chart				TE	OF F(34h)				egend ommand arameter Display Action Mode	fer			






8.2.28. Tearing Effect Line ON (35h)

35h					TEO	N (Tearin	g Effe	ct Line ON))				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	<u>†</u>	XX	0	0	0	0	0	0	0	М	00
Description	changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Vertical Time Scale When M=1: The Tearing Effect Output Line consists of both V Blanking and H Blanking information:												ected by
	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: tvdl Vertical Time Scale Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care.												
Restriction	This co	ommand	has no e	effect when Tearing	ng Effect o	output is a	Iready	ON					
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default					Power	Status On Seque W Reset W Reset	ence	Default Val OFF OFF OFF	ue				









8.2.29. Memory Access Control (36h)

36h				MAI	DCTL (N	lemory A	Access	Control))					
	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h	
Parameter	1	1 1 ↑ XX MY MX MV ML BGR MH 0 0 00												


This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
BGK	KGB-BGK Older	(0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.


Description















8.2.30. Vertical Scrolling Start Address (37h)


37h				VS	CRSADI	O (Vertica	l Scrollin	g Start A	ddress)				
	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0											
Command	0	0 1 ↑ XX 0 0 1 1 0 1 1 1											
1 st Parameter	1	↑	1	XX VSP [15:8]									00
2 nd Parameter	1 ↑ 1 XX VSP [7:0]										00		

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan

to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the ILI9341V enters Partial mode.

X = Don't care





Restriction					
			Status		Availability
		Norm	al Mode On, Idle Mode (Off, Sleep Out	Yes
Register		Norm	al Mode On, Idle Mode (On, Sleep Out	Yes
Availability		Partia	al Mode On, Idle Mode C	Off, Sleep Out	No
-		Partia	al Mode On, Idle Mode C	n, Sleep Out	No
			Sleep In		Yes
			Otation	Default Val	ue
			Status	VSP [15:0)]
Default			Power On Sequence	16'h0000l	h
			SW Reset	16'h0000l	h
			HW Reset	16'h0000l	n
Flow Chart	See Vertical Scrolling Definition	(33h)	description.		





8.2.31. Idle Mode OFF (38h)

38h					IDM	OFF (Idle	Mode O	FF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Parameter						No Para	meter						
	This con	nmand is ι	used to rec	over from Idle	e mode o	n.							
Description			e, LCD car	ı display max	imum 262	2,144 colo	rs.						
	X = Don	't care.											
Restriction	This con	nmand has	s no effect	when module	e is alread	ly in idle o	ff mode.						
										_			
						Status			Availabili	ty			
Register				Normal M					Yes				
Register				Normal M					Yes				
Availability						dle Mode (Yes				
				Partial Mo		dle Mode (on, Sleep	Out	Yes				
					5	leep In			Yes				
Default				F	Power On SW F	stus Sequence Reset Reset	e Idle m	ult Value node OF node OF	F F				
Flow Chart				Idle mod	(38h)			Co Pal	egend mmand rameter isplay Action Wode	jeer jeer jeer jeer jeer jeer jeer jeer			






8.2.32. Idle Mode ON (39h)

39h						IDMON	(Idle Mo	de ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Parameter		-					Parame						
	This co	mmand	is used t	o enter into Idl	e mode on								
	In the i	dle on m	node, colo	or expression is	s reduced.	The prim	ary and f	the seconda	ary colors	s using MS	B of each	n R, G and	B in th
	Frame	Memory	, 8 color	depth data is o	displayed.								
				Manaani						2I D:			
		1	1 1	Memory					r	Panel Di	spiay 		
						_							
						_							
						_							
						_	1	_					
								\ _					
						_		/ _					
Description													
•						_							
						<u> </u>							
		,	1 1		Men	nory Cont	tents vs	Display Col	or	1 1	–	1 1	
					R ₅ R ₄ R ₃ F	$R_2 R_1 R_0$	G ₅ G ₄ (33 G2 G1 G0	B ₅ B ₄	B ₃ B ₂ B ₁ B	0		
				Black	0XXX			XXXX		XXXXX			
				Blue Red	0XXX 1XXX			XXXX		XXXXX			
				Magenta	1XXX	XX	0X	XXXX	12	XXXXX			
				Green Cyan	0XXX 0XXX			XXXX		XXXXX			
				Yellow	1XXX			XXXX		XXXXX			
				White	1XXX	XX	1X	XXXX		XXXXX			
	X = Do	n't care.											
Restriction	This co	mmand	has no e	ffect when mo	dule is alre	adv in idl	e off mod						
restriction	11113 00	mmana	1100	meet when me	duic is aire	ady III Idi	C OII IIIO	JC.					
						Status	2		Availal	hility			
				Norr	nal Mode (Sleep Out	Yes				
Register								Sleep Out	Ye				
Availability					tial Mode C				Ye				
Availability					ial Mode C			•	Ye				
						Sleep			Ye				
						Status		Default Va					
Default						r On Sequ		Idle mode (
						SW Rese		Idle mode (
					<u> </u>	HW Rese	t	Idle mode (JFF				











8.2.33. COLMOD: Pixel Format Set (3Ah)

0.2.00.	PIXSET (Pixel Format Set)														
3Ah						1	1	T	nat						
	D/CX	RDX	WRX)17-8	D7	D6	D5	-	D4	D3	D2	D1	D0	HEX
Command	0	1	<u></u>		XX	0	0	1		1	1	0	1	0	3Ah
Parameter	1	1	<u> </u>	L	XX	0		DPI [2			0		DBI [2:0		66
	This cor	nmand s	ets the pi	xel fori	nat for the	e RGB ima	ige data	used by	/ the	ınte	rface. DPI [2	:0] is the	pixel for	mat select	of RGB
	interface	e and DB	II [2:0] is t	the pix	el format o	of MCU int	terface. I	f a parti	cula	ır inte	erface, either	RGB in	terface or	MCU inte	rface, is
	not used	d then the	e corresp	onding	bits in the	e paramete	er are igr	nored. T	he p	oixel 1	format is sho	wn in th	e table be	elow.	
			С	PI [2:0	1 RGB	Interface	Format	DE	31 [2	::01	MCU Interf	ace Forr	mat		
			0		0	Reserve		0	0	0		erved			
			0	0	1	Reserve	d	0	0	1	Rese	erved			
Description			0	1	0	Reserve	d	0	1	0	Rese	erved			
			0	1	1	Reserve		0	1	1		erved			
			1	0	0	Reserved	1	0	0		erved				
		1		16 bits / pi: 18 bits / pi:		1	1	0		/ pixel / pixel					
		1	1	1	Reserved		1	1	1		erved				
	If using RGB Interface must selection serial interface.														
	X = Don't care														
	X = Don't care														
Restriction															
							Status				Availab				
Register						Node On, I									
						<u>/lode On, I</u> lode On, I					Yes Yes				
Availability						lode On, Id					Yes				
							leep In		<u>F</u>		Yes				
										Dofo	ult Value				
					Status			DPI [2:		Delai	ult Value	3I [2:0]			
Default			Pov	ver On	Seguenc	<u> </u>		3'b11('b110			
				9	SW Reset		١	No Char	nge		No	Change			
				ŀ	W Reset			3'b110)		3	'b110			
									[Lege	nd]		
					COL	MOD (3Ah)		 				i		
				l		`	<u></u>		İ	١	Comma	nd			
						\downarrow			į	/	Parame	ter /	, I I		
						V			į		Display				
Flow Chart			/			RGB pixel for MCU pixel for the formal section (CO) and th			į				Ì		
					DBI[Z.0] IV	ico pixei i	Ulliat		 		Action	>	į		
			-					_	l I	(Mode		į		
									 				!		
					Any	Command	ı		İ		Sequential tr	ansfer)		
									į į	_ `					
	''														





8.2.34. Write_Memory_Continue (3Ch)

3Ch		Write_Memory_Continue												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch	
1 St Donomoston	4	4		D1	D1	D1	D1	D1	D1	D1	D1	D1	VV	
1 st Parameter	1	1	Î	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	
V th D	4	4		Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Y /Y	
X th Parameter	1	1	Î	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	
Nth Danasatan	4			Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	XX	
N th Parameter	1	1	Î	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.

If MADCTL D5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

If MADCTL D5 = 1

Description

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (F6h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (F6h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.





		Status	Availability	
		Normal Mode On, Idle Mode Off, Sleep Out	Yes	
Register		Normal Mode On, Idle Mode On, Sleep Out	Yes	
Availability		Partial Mode On, Idle Mode Off, Sleep Out	Yes	
		Partial Mode On, Idle Mode On, Sleep Out	Yes	
		Sleep In	No	
Flow Chart	Write_memory_ Image Da D1[17:0],D2[,Dn[17	ta 17:0] :0]	Pa Pa	egend mmand rameter Display Action Mode Sequential transfer





8.2.35. Read_Memory_Continue (3Eh)

3Eh		Read_Memory_Continue												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	1	1	1	0	3Eh	
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	X	
2 nd Parameter	4		4	D1	D1	D1	D1	D1	D1	D1	D1	D1	V V	
2 Parameter	1	Ţ	1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	
x st Parameter	4		4	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	XX	
x Parameter	I	T	ı	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	**	
N st Donomaton	4		4	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	VV	
N st Parameter	1	Ť	1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	
	Th:-								41 1	4			41	

This command transfers image data from the display module's frame memory to the host processor continuing from the location following the previous read_memory_continue (3Eh) or read_memory_start (2Eh) command.

If MADCTL D5 = 0:

Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The column register is then incremented and pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command.

Description

If MADCTL D5 = 1:

Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The page register is then incremented and pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command.

This command makes no change to the other driver status.

Restriction


A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the read location. Otherwise, data read with read memory continue is undefined.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Status	Default Value
Power On Sequence	Random data
SW Reset	Random data
HW Reset	Random data
·	











8.2.36. Set_Tear_Scanline (44h)

6.2.36. S	et_rear_			-,	Set	Tear S	Scanline						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	STS [8]	XX
2 nd Parameter	1	1	1	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	XX
		nal is not a	ffected by c	ay Tearing Ef		_		_					
Description	Vertical T	ime Scal	е				tvo	dl		/	tvo	Ih	
				STS=0 is equall be active		_	_		ı Sleep m	node.			
Restriction	This register is only allowed to execute writing command.												
Register Availability			1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	On, Idle On, Idle	Mode C Mode C	n, Sleep	Out Out Out	Availabili Yes Yes Yes Yes Yes	ity			
Default				Stat Power On S SW Reset HW Reset		е	STS [8	ult Valu 3:0]=000 Change 3:0]=000	10h				
Flow Chart		Sei	set_tear_ nd 1st param d 2nd parame TE Ou	scanline eter STS[8] eter STS[7:0]					< < <	Para D Acc	end mand meter isplay tion Mode equentia		





8.2.37. Get_Scanline (45h)

45h	ot_otal	<u> </u>			(Get_Sca	nline						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XX	0	1	0	0	0	1	0	1	45h
1 st Parameter	1	1	1	XX	X	X	Х	X	Х	X	X	X	X
2 nd Parameter	1	1	1	XX	0	0	0	0	0	0	GTS [9]	GTS [8]	XX
3 rd Parameter	1	1	1	XX	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	XX
Description	display devi	ice is defin Line 0.	ed as VSY	ccan line, GTS 'NC + VBP + \ returned by ge	/ACT + \	VFP. The	e first sc	-					
Restriction	None												
			Г		Availabili	itv							
				Normal Mode	Star On Idle		Off Sleer		Yes	ity			
Register				Normal Mode					Yes				
Availability	-	Partial Mode					Yes						
,			Out	Yes									
				Yes									
Default				Default Value GTS [9:0] Power On Sequence GTS [9:0]=0000h SW Reset GTS [9:0]=0000h HW Reset GTS [9:0]=0000h									
Flow Chart	get_scanline Wait 3us Parameter Display Action Mode Send 2nd parameter GTS[7:0] Display Action Sequential transfer												





8.2.38. Write Display Brightness (51h)

51h	WRDISBV (Write Display Brightness)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Parameter	1	1	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It should	This command is used to adjust the brightness value of the display. It should be checked what is the relationship between this written value and output brightness of the display. This relationship is defined on the display module specification. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.											
Restriction	None												
						Stat	US		Availat	oility			
				N	ormal Mod			Sleep Out					
Register					ormal Mod								
Availability					artial Mode				Yes				
						e On, Idle	Mode On,	Sleep Out	Yes	Yes			
									Yes	3			
Default					Status Default Val DBV [7:0] Power On Sequence 8'h00h SW Reset 8'h00h HW Reset 8'h00h								
Flow Chart					DBV[70 New Displ Brightnes	lay		-	Leger Comm Parame Displ Action Mod Seque trans	and ter ay on le ntial			





8.2.39. Read Display Brightness (52h)

52h	RDDISBV (Read Display Brightness Value)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	1	0	52h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Χ
2 nd Parameter	1	1	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	This command returns the brightness value of the display. It should be checked what the relationship between this returned value and output brightness of the display. This relationship is defined on the display module specification. In principle the relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.												
Restriction	The display module is sending 2 nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than 2 RDX cycle) on DBI Mode.												
	Only 2 nd parameter is sent on DSI (The 1st parameter is not sent).												
						St	atus		Avail	ability			
					Normal Mo	de On, Idl	e Mode O	ff, Sleep O		es			
Register Availability					Normal Mo	de On, Idl	e Mode O	n, Sleep O	ut Y	es			
				L	Partial Mo	de On, Idle	e Mode Of	f, Sleep O	ut Y	es			
				_	Partial Mo	de On, Idle	e Mode Or	n, Sleep O	ut Y	es			
	Sleep In									es			
Default	Status Default Value Power On Sequence 8'h00h SW Reset 8'h00h HW Reset 8'h00h								[7:0] 0h 0h				
Flow Chart	Read RDDISBV Host Display Send 1st Parameter Send 2nd Parameter Mode Sequential transfer												






8.2.40. Write CTRL Display (53h)

53h				WR	CTRLD	(Write	Control D	isplay)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Parameter	1	1	↑	XX	0	0	BCTRL	0	DD	BL	0	0	00
	This comma	and is used	d to control	display bright	ness.								
	BCTRI · Bri	iahtness C	ontrol Block	On/Off, This	hit is al	พลงราเ	ed to swite	h hriaht	ness for	display			
		_				mayo ac	ou to own	on ongin	11000 101	alopiay.			
	0 = Of	f (Brightne	ss registers	are 00h, DB\	V[70])								
	1 = Or	n (Brightne	ss registers	are active, a	ccording	g to the	other parar	meters.)					
	DD: Display	/ Dimming	, only for ma	anual brightne	ess setti	ng							
	DD = 0	0: Display	Dimming is	off									
	DD = 1	1: Display	Dimming is	on									
		Biopiay	Dimining io	011									
Description	5. 5. 1.		0. 10"										
	BL: Backlig	nt Control	On/Off										
	0 = Of	f (Complet	ely turn off l	backlight circu	uit. Con	trol lines	must be lo	ow.)					
	1 = Or	1											
	Dimmina fu	notion is a	-l414 4l										
		HUUUH IS A	dabted to th	e briahtness	reaister	's for dis	play when	bit BCT	RL is ch	anged a	t DD=1.	e.a. BC	TRL: 0 →
		nction is a	dapted to th	e brightness	register	s for dis	play when	bit BCT	RL is ch	anged a	t DD=1,	e.g. BC	ΓRL: 0 →
	1 or 1→ 0.	nction is a	dapted to th	e brightness	register	s for dis	play when	bit BCT	RL is ch	anged a	t DD=1,	e.g. BC ⁻	ΓRL: 0 →
		nction is a	dapted to th	e brightness	register	s for dis	play when	bit BCT	RL is ch	anged a	t DD=1,	e.g. BC	ΓRL: 0 →
	1 or 1→ 0.			e brightness "Off", backlig									
	1 or 1→ 0.												
	1 or 1→ 0. When BL bi												
	1 or 1→ 0. When BL bi												
Restriction	1 or 1→ 0. When BL bi												
Restriction	1 or 1→ 0. When BL bi selected.				ht is tur	ned off		dual din	nming, e	ven if dir			
Restriction	1 or 1→ 0. When BL bi selected.		rom "On" to		ht is tur	ned off	without gra	dual dim		ven if dir			
Restriction Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig	ht is tur	atus	without gra	dual din	nming, e	ven if dir			
	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig	Sta On, Idle	atus e Mode	without gra	dual din	nming, e vailabilit Yes	ven if dir			
Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode	Sta On, Idle On, Idle	atus e Mode e Mode	without gra Off, Sleep On, Sleep Off, Sleep	A Out Out Out	vailabilit Yes Yes Yes Yes	ven if dir			
Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	without gra Off, Sleep On, Sleep Off, Sleep	A Out Out Out	vailabilit Yes Yes Yes	ven if dir			
Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	without gra Off, Sleep On, Sleep Off, Sleep	A Out Out Out	vailabilit Yes Yes Yes Yes	ven if dir			
Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, S	A Out Out Out	vailabilit Yes Yes Yes Yes	ven if dir			
Register Availability	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode	Off, Sleep On, S	A Out Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes Yes	ven if di			
Register Availability	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status On Sequence	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode a Mode a Mode to Mod	Off, Sleep On, Sleep Off, Sleep On, Sleep On, Sleep Defau Defau	A Out Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes Yes 1	y BL			
Register	1 or 1→ 0. When BL bi selected.		rom "On" to	"Off", backlig Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode	Off, Sleep On, Sleep Off, Sleep On, Sleep On, Sleep Defau 1	A Out Out Out Out Out Out Out Out Out Out	vailabilit Yes Yes Yes Yes 1 1	ven if di			












8.2.41. Read CTRL Display (54h)

54h					RDCTR	LD (Rea	d Control Dis	splay)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	1	0	0	54h
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 nd Parameter	1	<u> </u>	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
	BCTRL: 1	Brightness Off (Brightne	Control Blo	rs are 00h)		ling to th	e DBV[70] p	arameto	ers.)				
Description	'0' = Ε	lay Dimmin Display Dim Display Dim	ming is off										
	BL: Backlight On/Off '0' = Off (Completely turn off backlight circuit. Control lines must be low.) '1' = On												
Restriction	(= more t	han 2 RDX	cycle) on l				data lines if the	ne MCU	wants to	read n	nore thai	n one pa	arameter
			Γ			21.1							
			•	Normal Ma		Status	o Off Sloop (vailability				
Register							e Off, Sleep (e On, Sleep (Yes Yes				
Availability			-				e Off, Sleep C		Yes				
Availability			-				e On, Sleep C		Yes				
			-	Sleep In	JC O11, 1	aic iviou	c on, olcop c	, ut	Yes				
			Į.	окср пт					100				
											1		
				Ctatus			Default						
				Status							II.		
						BCTR			В				
Default				er On Seque	nce	1'b0	1'I	00	1'l	00	-		
Default					nce			00 00		00 00			











8.2.42. Write Content Adaptive Brightness Control (55h)

55h			ирите	WRCABC (Write C		Adaptiv	e Briaht	ness C	ontrol)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Parameter	1	1	1	XX	0	0	0	0	0	0	C [1]	C [0]	00
Description				parameters ferent mode					_		ontrol func	tionality.	ble
Description				С	[1:0]	Г	Default \	/alue					
					b00	-	Off						
					b01	Usei		ce Imag	e.				
					b10		Still Pic						
					b11	N	Noving I						
Restriction	None												
			Г		9	Status			Ava	ilability	1		
				Normal Mo			e Off. S	leen Ou		res			
Register				Normal Mo						res			
Availability				Partial Mod						Yes			
Í				Partial Mod						Yes			
				Sleep In				·		Yes			
Default				Power Or SW	atus Sequel Reset Reset	nce	(Default V C [1:0]=(C [1:0]=(C [1:0]=(00h 00h				
Flow Chart			<u> </u>	1 st parame	cabc ter: C[1 daptive Mode					Leger Comm Parame Displ Actio Mod Seque: trans	ter lay on le ntial		





8.2.43. Read Content Adaptive Brightness Control (56h)

56h			аарит	RDCABC (R	Pead Co			Brightn	ess Cor	ntrol)			
3011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	1	0	1	0	1	1	0	56h
1 st Parameter	1	<u> </u>	1	XX	X	X	X	X	X	X	X	X	XX
2 nd Parameter	1	<u> </u>	1	XX	0	0	0	0	0	0	C [1]	C [0]	00
	This comr		ed to read	the settings for con	or image	conten	t based	adaptive	brightn	ess con	trol functio	nality.	
Description				СІ	[1:0]		Default V	/alue					
					b00		Off						
					b01	User		e Image					
					b10		Still Pict						
					b11		loving Ir						
					<u> </u>		<u>g</u>						
Restriction	(= more th	nan 2 RDX	cycle) on	2nd paramet DBI. DSI (The 1st	parame	ter is no		s if the N	ICU wai	nts to re	ad more ti	nan one pa	arameter
			-		St	atus			Availa				
			_	Normal Mode					Ye	s			
Register				Normal Mode					Ye				
Availability			-	Partial Mode					Ye				
				Partial Mode	On, Idle	e Mode	On, Slee	ep Out	Ye				
			L	Sleep In					Ye	S			
Default				Sta Power On SW F	Sequen Reset	ce	C C	efault Vai [1:0]=00 [1:0]=00 [1:0]=00)h)h				
Flow Chart				Read R Send 1 st I	▼ Parame	eter	H. Disp	ost lay	Par	egendomman ameter Display Action Mode	nd r		





8.2.44. Write CABC Minimum Brightness (5Eh)

5Eh						Back	light Con	trol 1						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh	
Parameter	1	1	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00	
	This cor	nmand is	s used to	set the min	imum brig	htness val	ue of the	display for	CABC fur	nction.				
	CMB[7:0)]: CABC	minimum	brightnes	s control,	this param	eter is use	ed to avoid	l too much	brightne	ss reduction	on.		
	When C	ABC is a	active, CA	BC canno	t reduce t	he display	brightnes	s to less t	han CABO	minimur	m brightne	ss setting	. Image	
	process	ing functi	ion is wor	ked as nor	mal, even	if the brigi	ntness car	not be cha	anged.					
Description	This fur	ction do	es not af	ect to the	ct to the other function, manual brightness setting. Manual brightness can be set the display									
Besonption	brightne	ss to les	s than CA	BC minim	minimum brightness. Smooth transition and dimming function can be worked as normal.									
	When d	isplay br	rightness	is turned	turned off (BCTRL=0 of "Write CTRL Display (53h)"), CABC minimum brightness setting is									
	ignored.													
	In princ	iple relat	tionship is	s that 00h	value m	eans the	lowest bri	ightness f	or CABC	and FFh	value m	eans the	highest	
	brightne	ss for CA	ABC.											
						Statu	3		Availab	oility				
				Nor	mal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	;				
Register				Nor	mal Mode	On, Idle M	lode On, S	Sleep Out	Yes	i				
Availability				Par	tial Mode	On, Idle M	ode Off, S	leep Out	Yes	i				
				Par	tial Mode	On, Idle M	ode On, S	leep Out	Yes	i				
				Slee	ep In				Yes	1				
				Status Default Value										
					CMB [7:0]									
Default				Power On Sequence 8'h00h										
					SW R			8'h00h						
					HW F	leset		8'h00h	1					





8.2.45. Read CABC Minimum Brightness (5Fh)

5Fh						Back	light Con	trol 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Χ	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX	CMB	CMB	CMB	CMB	CMB	CMB	CMB	CMB	00
	-	'			[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Description	In princi	his command returns the minimum brightness value of CABC function. In principle the relationship is that 00h value means the lowest brightness and FFh value means to the image of the relationship is that 00h value means the lowest brightness for CABC minimum brightness (5Eh) relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is that 00h value means the lowest brightness for CABC and FFh value means the relationship is the relationship											orinciple
						Status	6		Availab	oility			
				Norr	nal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	3			
Register				Norr	nal Mode	On, Idle M	lode On, S	Sleep Out	Yes	6			
Availability				Part	ial Mode	On, Idle M	ode Off, S	leep Out	Yes	6			
				Part	ial Mode	On, Idle M	ode On, S	leep Out	Yes	6			
				Slee	p In				Yes	6			
Default		Partial Mode On, Idle Mode On, Sleep Out Yes											





8.2.46. Read ID1 (DAh)

DAh						RDID1 (F	Read ID1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	1	1	XX	Х	Х	Χ	Х	Х	Х	X	Х	Х
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX
Description	The 1 st pa	aramete aramete	r is dumı	ne LCD module's i my data. i module's manufa			nd it is s	pecified	by User				
Restriction													
Register Availability				Normal Mo Normal Mo Partial Mo Partial Mo	ode On, ode On, de On, I de On, I	ldle Mode dle Mode	On, Sle	ep Out ep Out	Availabi Yes Yes Yes Yes	lity			
Default			-	Status Power On Seque SW Reset HW Reset		Before MT 8'h 8'h	t Value P progra 00h 00h 00h	am) (A	Default ofter MTP MTP v MTP v	program alue alue)		
Flow Chart				1st Parame 2nd Param		my Read	Host Driver				F P	Legend Command Carameter Display Action Mode	





8.2.47. Read ID2 (DBh)

DBh						RDID2	(Read ID	2)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	X	Х
2 nd Parameter	1	1	1	XX				ID2	2 [7:0]				XX
Description	changes The 1 st pa	each tin aramete aramete	ne a revis r is dumi er is LCD	module/driver	the displa	ay, materia	al or cons	truction s	specification	ons.		greement) and
Restriction	X = Don't		orogramn	ned by MTP fur	ection.								
1.00011011011													
						Status			Availab	ility			
Register						n, Idle Mo		•					
Register						n, Idle Mo							
Availability						n, Idle Mo			Yes				
				Partial	Mode O	n, Idle Mo		eep Out	Yes				
						Sleep In			Yes				
				Status			ault Value MTP prog		Default After MTP	Value program)			
Default				Power On Se	quence		3'h00h		MTP				
				SW Res			3'h00h		MTP				
				HW Res	et	8	3'h00h		MTP	value			
Flow Chart						ummy Reac					Pa D	egend ommand rameter bisplay Action Mode	





8.2.48. Read ID3 (DCh)

DCh						RDID	3 (Read I	D3)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	X	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID	3 [7:0]				XX
Description	The 1 st	parame	eter is dur	the LCD modul mmy data. D module/drive		nd It is sp	ecified by	User.					
		3 can be		nmed by MTP fu	ınction.								
Restriction										_			
Register Availability				Norm Partia	al Mode (al Mode C	On, Idle M On, Idle M	lode Off, S lode On, S ode Off, S ode On, S	Sleep Ou sleep Ou	ut Yes	6 6 6			
Default				Power On S SW Re	equence		efault Value MTP pro 8'h00h 8'h00h 8'h00h		(After MTF MTP MTP	t Value P program value value value value			
Flow Chart					RDID3(P	egend command arameter Display Action Mode	





8.3. Description of Level 2 Command

8.3.1. RGB Interface Signal Control (B0h)

Command Parameter	D/CX 0 1	RDX 1	WRX	D17-8	D7								
Parameter	-	1			υī	D6	D5	D4	D3	D2	D1	D0	HEX
;	1		1	XX	1	0	1	1	0	0	0	0	B0h
	-	1	1	xx	ByPass_MODE	RCM [1]	RCM [0]	0	VSPL	HSPL	DPL	EPL	00
	Sets the	e operat	ion statu	s of the display	interface. The sett	ing beco	mes effe	ective as	soon as	the comn	nand is	received	
			•		RGB interface, "1"=				,				
					etched at the rising				t the fallir	ig time)			
	HSPL: HSYNC polarity ("0" = Low level sync clock, "1" = High level sync clock)												
,	VSPL: VSYNC polarity ("0" = Low level sync clock, "1" = High level sync clock)												
Description	RCM [1:0]: RGB interface selection (refer to the RGB interface section).												
Description													
1	ByPass_MODE: Select display data path whether Memory or Direct to Shift register when RGB Interface is used.												
			Г	ByPass_MODE		Disp	olay Data	a Path					
				0	Di	rect to SI	hift Regis	ster (def	ault)				
				1			Memor	у					
1	Note. V	Vhen us	sing byp	ass mode, HB	P > 70 clks is the	necessa	ry cond	lition.					
Restriction	EXTC s	hould b	e high to	enable this cor	mmand								
					Status			LΔ	vailability				
Danistan					Mode ON, Idle Mo	de OFF,		UT	Yes				
Register					I Mode ON, Idle Me				Yes				
Availability					Mode ON, Idle Mo Mode ON, Idle Mo				Yes Yes	_			
				1 ditidi	Sleep I		Olocp O		Yes	_			
				Status			Default	Value					
Defect			D		ByPass_MODE	RCM			HSPL	DPL	EPL		
Default				ON Sequence SW Reset	1'b0 1'b0	2'b0			1'b0 1'b0	1'b0 1'b0	1'b0 1'b0		
				W Reset	1'b0	2'b0		1'b0	1'b0	1'b0	1'b0		





8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h				FRMCTR1	(Frame R	ate Cont	rol (In No	rmal Mo	de / Full d	colors))			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVA	\ [1:0]	00
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNA [4:0)]		1B

Formula to calculate frame frequency:

Frame Rate= $\frac{\text{fosc}}{\text{Clocks per line } \times \text{Division ratio } \times (\text{Lines} + \text{VBP} + \text{VFP})}$

Sets the division ratio for internal clocks of Normal mode at MCU interface.

fosc: internal oscillator frequency
Clocks per line: RTNA setting
Division ratio: DIVA setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NA [4:0]		Frame Rate (Hz)
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	NA [4:0]	Frame Rate (Hz)	
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at MCU interface.

	RTI	NA [4:0]	Clock per Line	
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NA [4:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NA [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable	EXTC should be high to enable this command						
			Status			Availability		
		Norr	mal Mode ON, Idle Mode	OFF, Sleep	OUT	Yes		
Register		Nor	mal Mode ON, Idle Mode	e ON, Sleep (TUC	Yes		
Availability		Par	tial Mode ON, Idle Mode	OFF, Sleep (TUC	Yes		
		Par	rtial Mode ON, Idle Mode	ON, Sleep C	DUT	Yes		
			Sleep IN			Yes		
			-	Defau	lt Valu	e		
			Status	DIVA [1:0]	RTN	A [4:0]		
Default		Power ON Sequence 2'b00 5'h1Bh						
		SW Reset 2'b00 5'h1Bh						
		HW Reset 2'b00 5'h1Bh						





8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h		FRMCTR2 (Frame Rate Control (In Idle Mode / 8I colors))											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1 ↑ XX 0 0 0 0 0 DIVB [1:0] 00										00	
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNB [4:0)]		1B

Formula to calculate frame frequency

Frame Rate= $\frac{\text{fosc}}{\text{Clocks per line } \text{x Division ratio x (Lines + VBP + VFP)}}$

Sets the division ratio for internal clocks of Idle mode at MCU interface.

fosc: internal oscillator frequency
Clocks per line: RTNB setting
Division ratio: DIVB setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RT	NB [4:0]	Frame Rate (Hz)	
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	NB [4:0]	Frame Rate (Hz)	
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVB [1:0]: division ratio for internal clocks when Idle mode.

DIVB	[1:0]	Division Ratio		
0	0	fosc		
0	1 fosc / 2			
1	0	fosc / 4		
1	1	fosc / 8		

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MCU interface.

	RTI	NB [4:0]	Clock per Line	
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NB [4:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NB [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enab	le this	command			
			Status			Availability
		Nor	OUT	Yes		
Register		Nor	mal Mode ON, Idle Mod	e ON, Sleep (TUC	Yes
Availability		Par	tial Mode ON, Idle Mode	OFF, Sleep (TUC	Yes
-		Pa	rtial Mode ON, Idle Mode	ON, Sleep C	UT	Yes
				Yes		
			Status	Defau	t Valu	е
			Otatus	DIVB [1:0]	RTN	IB [4:0]
Default			Power ON Sequence	2'b00	5'l	n1Bh
			SW Reset	2'b00	5'l	n1Bh
			HW Reset	2'b00	5'l	n1Bh





8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h	FRMCTR3 (Frame Rate Control (In Partial Mode / Full colors))													
	D/CX	CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	1	1	XX	1	0	1	1	0	0	1	1	B3h	
1 st Parameter	1 1 1 XX 0 0 0 0 0 DIVC [1:0]										00			
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNC [4:0	0]	•	1B	

Formula to calculate frame frequency:

Frame Rate= $\frac{\text{fosc}}{\text{Clocks per line } \times \text{Division ratio } \times \text{(Lines + VBP + VFP)}}$

Sets the division ratio for internal clocks of Partial mode (Idle mode off) at MCU interface.

fosc: internal oscillator frequency
Clocks per line: RTNC setting
Division ratio: DIVC setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NC [4:0]		Frame Rate (Hz)				
1	0	0	0	0	119				
1	0	0	0	1	112				
1	0	0	1	0	106				
1	0	0	1	1	100				
1	0	1	0	0	95				
1	0	1	0	1	90				
1	0	1	1	0	86				
1	0	1	1	1	83				

	RTI	NC [4:0]		Frame Rate (Hz)					
1	1	0	0	0	79					
1	1	0	0	1	76					
1	1	0	1	0	73					
1	1	0	1	1	70(default)					
1	1	1	0	0	68					
1	1	1	0	1	65					
1	1	1	0	1	63					
1	1	1	1	1	61					

Description

DIVC [1:0]: division ratio for internal clocks when Partial mode.

DIVC	[1:0]	Division Ratio						
0	0	fosc						
0	1	fosc / 2						
1	0	fosc / 4						
1	1	fosc / 8						

RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MCU interface.

	RTI	NC [4:0]		Clock per Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NC [4:0]		Clock per Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NC [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable	e this	command							
			Status			Availability				
		Nor	Yes							
Register		Normal Mode ON, Idle Mode ON, Sleep OUT Yes								
Availability		Par	Partial Mode ON, Idle Mode OFF, Sleep OUT Yes							
		Pa	rtial Mode ON, Idle Mode	ON, Sleep C	DUT	Yes				
			Sleep IN			Yes				
			Status	Default Valu		е				
			Status	DIVC [1:0]	RTN	IC [4:0]				
Default			Power ON Sequence	2'b00	5'l	n1Bh				
		SW Reset 2'b00 5'h1Bh								
			HW Reset	2'b00	5'l	n1Bh				





8.3.5. Display Inversion Control (B4h)

B4h	INVTR (Display Inversion Control)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	0	1	0	0	B4h	
1 st Parameter	1	1	↑	XX	0	0	0	0	0	NLA	NLB	NLC	02	
Description	Display inversion mode set NLA: Inversion setting in full colors normal mode (Normal mode on) NLB: Inversion setting in Idle mode (Idle mode on) NLC: Inversion setting in full colors partial mode (Partial mode on / Idle mode off) NLA / NLB / NLC													
	0 Line inversion 1 Frame inversion													
Restriction	EXTC s	should be	e high to e	nable this com	mand									
Register Availability	Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes													
Default	Status Default Value NLA NLB NLC Power ON Sequence 1'b0 1'b1 1'b0 SW Reset 1'b0 1'b1 1'b0 H/W Reset 1'b0 1'b1 1'b0													





8.3.6. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h	
1 st Parameter	1	1	↑	XX				VFP	[7:0]				02	
2 nd Parameter	1	1	↑	XX				VBP	[7:0]				02	
3 rd Parameter	1	1	↑	XX	0	0 0 0 HFP [4:0]								
4 th Parameter	1	1	↑	XX	0	0	0			HBP [4:0]			14	

VFP [7:0] / VBP [7:0]: The VFP [7:0] and VBP [7:0] bits specify the line number of vertical front and back porch period respectively.

VFP [7:0] VBP [7:0]	Number of HSYNC of front/back porch	VFP [7:0] VBP [7:0]	Number of HSYNC of front/back porch
0000000	Setting inhibited	10000000	128
0000001	Setting inhibited	10000001	129
0000010	2	10000010	130
0000011	3	10000011	131
0000100	4	10000100	132
0000101	5	10000101	133
0000110	6	10000110	134
0000111	7	10000111	135
0001000	8	10001000	136
0001001	9	10001001	137
0001010	10	10001010	138
0001011	11	10001011	139
0001100	12	10001100	140
0001101	13	10001101	141
:	:	:	:
:	:	:	:
0111101	125	11111101	253
0111110	126	11111110	254
0111111	127	11111111	255

Description

Note: VFP + VBP < 192 in normal operation / HSYNC signals

HFP [4:0] / HBP [4:0]: The HFP [4:0] and HBP [4:0] bits specify the line number of horizontal front and back porch period respectively.

HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch	
00000	Setting prohibited	
00001	Setting prohibited	
00010	2	
00011	3	
00100	4	
00101	5	
00110	6	
00111	7	
01000	8	
01001	9	
01010	10	
01011	11	
01100	12	
01101	13	
01110	14	
01111	15	

HFP [4:0] HBP [4:0]	Number of DOTCLK of front/back porch
10000	16
10001	17
10010	18
10011	19
10100	20
10101	21
10110	22
10111	23
11000	24
11001	25
11010	26
11011	27
11100	28
11101	29
11110	30
11111	31





Restriction	EXTC should be high	EXTC should be high to enable this command							
Register Availability			Normal Mode Partial Mode	ON, Idle Mode	e OFF, Sleep O e ON, Sleep OU OFF, Sleep OU e ON, Sleep OU	UT JT JT	Availabil Yes Yes Yes Yes Yes Yes	ity	
			Status	VFP [7:0]	Default VBP [7:0]		[4:0]	HBP [4:0]	
Default		Power (ON Sequence	8'h02h	8'h02h		0Ah	5'h14h	
		SI	N Reset	8'h02h	8'h02h	5'h(0Ah	5'h14h	
		H\	N Reset	8'h02h	8'h02h	5'h(0Ah	5'h14h	





8.3.7. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	1	XX	0	0	0	0	PTG	[1:0]	PT	[1:0]	0A
2 nd Parameter	1	1	1	XX	REV	GS	SS	SM ISC [3:0] 82		82			
3 rd Parameter	1	1	1	XX	0	0	NL [5:0] 27		27				
4 th Parameter	1	1	1	XX	0	0	PCDIV [5:0] 04		04				

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area	VCOM output
0	0	Normal scan	Set with the PT [2:0] bits	VCOMH/VCOML
0	1	Setting prohibited		
1	0	Interval scan	Set with the PT [2:0] bits	
1	1	Setting prohibited		

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

DT [4:0]		Source output on non-display area		VCOM output on non-display area		
PT [1:0]		Positive polarity	Negative polarity	Positive polarity	Negative polarity	
0	0	V63	V0	VCOML	VCOMH	
0	1	V0	V63	VCOML	VCOMH	
1	0	AGND	AGND	AGND	AGND	
1	1	Hi-Z	Hi-Z	AGND	AGND	

SS: Select the shift direction of outputs from the source driver.

SS	Source Output Scan Direction
0	S1 → S720
1	S720 → S1

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.

Description

To assign R, G, B dots to the source driver pins from S1 to S720, set SS = 0.

To assign R, G, B dots to the source driver pins from S720 to S1, set SS = 1.

REV: Select whether the liquid crystal type is normally white type or normally black type.

REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] ="10" to select interval scan.

Then scan cycle is set as odd number from $0\sim29$ frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	f _{FLM} = 60Hz
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms






1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms
1110	29 frames	493ms
1111	31 frames	527ms

GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.


GS	Gate Output Scan Direction
0	G1 → G320
1	G320 → G1

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.









NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

		NL	[5:0]			LCD Drive Line
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines
0	0	0	1	1	0	56 lines
0	0	0	1	1	1	64 lines
0	0	1	0	0	0	72 lines
0	0	1	0	0	1	80 lines
0	0	1	0	1	0	88 lines
0	0	1	0	1	1	96 lines
0	0	1	1	0	0	104 lines
0	0	1	1	0	1	112 lines
0	0	1	1	1	0	120 lines
0	0	1	1	1	1	128 lines
0	1	0	0	0	0	136 lines
0	1	0	0	0	1	144 lines
0	1	0	0	1	0	152 lines
0	1	0	0	1	1	160 lines
0	1	0	1	0	0	168 lines

0			[5:0]			LCD Driver Line
U	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines
0	1	1	0	1	1	224 lines
0	1	1	1	0	0	232 lines
0	1	1	1	0	1	240 lines
0	1	1	1	1	0	248 lines
0	1	1	1	1	1	256 lines
1	0	0	0	0	0	264 lines
1	0	0	0	0	1	272 lines
1	0	0	0	1	0	280 lines
1	0	0	0	1	1	288 lines
1	0	0	1	0	0	296 lines
1	0	0	1	0	1	304 lines
1	0	0	1	1	0	312 lines
1	0	0	1	1	1	320 lines
, and the second		Oth	ers			Setting inhibited

PCDIV [5:0]:





			exterr	nal fosc=	2×(F	OTCL	+1)			
Restriction	EXTC should be high to	enable this c	ommand							
Register Availability		Normal Partial	Mode ON, Mode ON, Mode ON, Mode ON,	Idle Mod	de ON, S e OFF, S e ON, S	Sleep O Sleep O	UT UT	Availability Yes Yes Yes Yes Yes Yes	-	
Default	Status Power ON Sequence SW Reset HW Reset	PTG [1:0] 2'b10 2'b10 2'b10	PT [1:0] 2'b10 2'b10 2'b10	REV 1'b1 1'b1 1'b1	GS 1'b0 1'b0 1'b0	Default SS 1'b0 1'b0 1'b0	Value SM 1'b0 1'b0 1'b0	ISC [3:0] 4'b0010 4'b0010 4'b0010	NL [5:0] 6'h27h 6'h27h 6'h27h	PCDIV[5:0] 6'h04h 6'h04h 6'h04h





8.3.8. Entry Mode Set (B7h)

B7h					E	TMOD	(Entry	/ Mode	e Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	1	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0		1	1	0	1	1	1	B7h
Parameter	1	1	1	XX	0	0		0	0	0	GON	DTE	GAS	06
	GAS: L	_ow volta	ige detec	tion control.	GAS		OW VO	oltane (detection					
					0	L		Enabl						
					1			Disab						
						l.		2.000						
Description	GON/D	TE: Set	the outp	ut level of gat	e driver G1	~ G320	as foll	lows						
					GON	DTE	G1~G	3320 C	Gate Outp	out				
					0	0			3H					
					0	1			3H					
					1	0			<u>GL</u>					
					1	1	N	iormai	display					
Restriction	EXTC	should be	e high to	enable this c	ommand									
						Status	s			Availal	oility			
Danistan				Norma	al Mode ON	, Idle Mo	ode OF	FF, Sle	ep OUT	Yes	3			
Register					al Mode ON					Yes				
Availability					I Mode ON,					Yes				
				Partia	al Mode ON			N, Sle	ep OUT	Yes				
						Sleep	IN			Yes	8			
								_						
					Sta	atus		GON	DTE	GAS				
Default					Power ON	Seque	nce	1'b1	1'b1	1'b0				
					SW	Reset		1'b1	1'b1	1'b0				
					HW	Reset		1'b1	1'b1	1'b0				
	<u> </u>													





8.3.9. Backlight Control 1 (B8h)

B8h				,		Ва	acklig	ht Cor	ntrol 1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	0	B8h
Parameter	1	1	1	XX	0	0	0	0	TH_UI [3]	TH_UI [2]	TH_UI [1]	TH_UI [0]	0C
	TH_UI [3	(UI) m		atio of max	-		_	•		umulate histo	-		
			TH_UI [3:0]		Descr	iption		TH_UI	[3:0]	Description		
Description			4'0h			99	%		4'8	h	84%		
-			4'1h			98	%		4'9	h	82%		
			4'2h			96	%		4'A	h	80%		
			4'3h			94			4'B		78%		
			4'4h		-	92			4'C		76%		
			4'5h		-	90			4'D		74%		
			4'6h			88			4'E		72%		
			4'7h			86	%		4'F	n	70%		
Restriction	EXTC sho	ould be hi	gh to enable	e this com	mand								
						St	atus			Availability	,		
				Normal I	Mode (On, Idl	e Mod	e Off,	Sleep Out	Yes			
Register									Sleep Out	Yes	_		
Availability									Sleep Out	Yes			
						On, Idle	e Mode	e On,	Sleep Out	Yes	_		
1				Sleep In						Yes			
					5	Status			Default Va				
Defect						2 0		-	TH_UI [3:				
Default				P	ower (3	4'b1100				
						V Res			4'b1100 4'b1100				
				<u> </u>	117	v 1769	UL .		7 5 1 100				





8.3.10. Backlight Control 2 (B9h)

B9h						Back	klight Con	trol 2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Parameter	1	1	1	XX	TH_MV [3]	TH_MV [2]	TH_MV [1]	TH_MV [0]	TH_ST [3]	TH_ST [2]	TH_ST [1]	TH_ST [0]	СС

TH_ST [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the still picture mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.


TH_ST [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_ST [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%

TH_MV [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the moving image mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.

TH_MV [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_MV [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%



Restriction

EXTC should be high to enable this command





		Status			
	Normal Mode O	Normal Mode On, Idle Mode Off, Sleep Out			
Register	Normal Mode O	n, Idle Mode On, Sleep Out	Yes		
Availability	Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes		
	Partial Mode Or	n, Idle Mode On, Sleep Out	Yes		
	Sleep In	Sleep In			
	Status	Default Va	llue		
	Status	TH_MV [3:0]	TH_ST [3:0]		
Default	Power On Sequence	4'b1100	4'b1100		
	SW Reset	4'b1100	4'b1100		
	HW Reset	4'b1100	4'b1100		



Default



8.3.11.	Backlight Control 3 (BAh)														
BAh							Ba		ht C	Control 3					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D3	D2		D1	D0	HEX
Command	0	1	1	XX	1	0	1	1		1	0		1	0	BAh
Parameter	1	1	1	XX	0	0	0	0	E	TH_UI [3]	DTH_U [2]	ון וו	DTH_UI [1]	DTH_UI [0]	04
	DTH_UI	Th	is registe		ill limit	the n	ninim			• •				con (UI) imag	
		DTH UI [3:0] Description							DTH_U	[3:0] ال	De	escription			
Description			4	'0h	252			4'	·'8h		220				
•			4	'1h	248		4'9	1'9h		216					
			4	4'2h			244			4'Ah			212		
			4	'3h			240			4'l	4'Bh		208		
			4	'4h	236		36			4'(Ch		204		
			4	'5h		2	32			4'[Oh		200		
			4	'6h	228				4'Eh			196			
			4	'7h	224					4'Fh			192		
Restriction	EXTC s	hould be	high to en	able this c	omma	and									
					Status Availability										
				Norr	Normal Mode On, Idle Mode Off, Sleep Out Yes						Yes				
Register				Norr	Normal Mode On, Idle Mode On, Sleep Out				out	Yes					
Availability				Part	Partial Mode On, Idle Mode Off, Sleep Out				ut	Yes					
				Part	ial Mc	de O	n, Idle	e Mode	e Oı	n, Sleep O	ut	Yes			
				Slee	p In							Yes			
										Defaul	t Value				

Otation	Default Value
Status	DTH_UI [3:0]
Power On Sequence	4'b0100
SW Reset	4'b0100
HW Reset	4'b0100



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.12. Backlight Control 4 (BBh)

BBh						Bacl	dight Con	trol 4					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Parameter	1	1	1	XX	DTH_MV [3]	DTH_MV [2]	DTH_MV [1]	DTH_MV [0]	DTH_ST [3]	DTH_ST [2]	DTH_ST [1]	DTH_ST [0]	65


DTH_ST [3:0]/DTH_MV [3:0]: This parameter is used set the minimum limitation of grayscale threshold value. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_ST [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

Description
192
188
184
180
176
172
168
164

DTH_MV [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

Description
192
188
184
180
176
172
168
164



Restriction	EXTC should be high to enable this command
-------------	--

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	Chahua	Default Value				
	Status	DTH_MV [3:0]	DTH_ST [3:0]			
Default	Power On Sequence	4'b0110	4'b0101			
	SW Reset	4'b0110	4'b0101			
	HW Reset	4'b0110	4'b0101			






8.3.13. Backlight Control 5 (BCh)

BCh	1						Back	ight Contr	ol 5					
		D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Comma	and	0	1	1	XX	1	0	1	1	1	1	0	0	BCh
Parame	eter	1	1	1	XX	DIM2 [3]	DIM2 [2]	DIM2 [1]	DIM2 [0]	0	DIM1 [2]	DIM1 [1]	DIM1 [0]	44

DIM1 [2:0]: This parameter is used to set the transition time of brightness level to avoid the sharp brightness transition on vision.

DIM1 [2:0]	Description			
3'0h	1 frame			
3'1h	1 frame			
3'2h	2 frames			
3'3h	4 frames			
3'4h	8 frames			
3'5h	16 frames			
3'6h	32 frames			
3'7h	64 frames			

Description



DIM2 [3:0]: This parameter is used to set the threshold of brightness change.

When the brightness transition difference is smaller than DIM2 [3:0], the brightness transition will be ignored.

For example:

If | brightness B – brightness A| < DIM2 [2:0], the brightness transition will be ignored and keep the brightness A.

Restriction | EXTC should be high to enable this command

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes





8.3.14. Backlight Control 7 (BEh)

8.3.14. BEh	Backii	giit	Jonn	טויו (ט	<u> </u>	Po	akliaht Ca	entrol 7									
DEII	D/CX	RDX	WRX	D17-8	D7	D6	cklight Co	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑ ↑	XX	1	0	1	1	1	1	1	0	BEh				
					PWM_	PWM_	PWM_	PWM_	PWM_	PWM_	PWM_	PWM_					
Parameter	1	1	1	XX	DIV[7]	DIV[6]	DIV[5]	DIV[4]	DIV[3]	DIV[2]	DIV[1]	DIV[0]	0F				
	PWM	DIV [7·0				cy of											
		PWM_DIV [7:0]: PWM_OUT output frequency control. This command is used to adjust the PWM waveform frequency of PWM_OUT. The PWM frequency can be calculated by using the following equation. $f_{PWM_OUT} = \frac{16 MHz}{(PWM_DIV[7:0]+1) \times 255}$															
					PV	VM_DIV [7											
					1 V	8'h0	.0]	f _{PWM} 62.74									
						8'h1		31.38									
								20.91									
						8'h2 8'h3		15.68									
						8'h4			9 KHz								
Description						0114											
						0'hFD		249)Hz								
						8'hFB		248									
						8'hFC		247									
						8'hFD		246									
						8'hFE 8'hFF		245									
	Note: 1	PWM_OUT ton topp ton CABC is ±10%															
Restriction	EXTC :	should b	e high to	enable t	his comma	ınd											
						Str	atus		Availa	ability							
				F	Normal Mo			f, Sleep Ou									
Register																	
Availability		Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out															
aaomity	Partial Mode On, Idle Mode On, Sleep Out									es es							
	Sleep In									es							
					C.CCP III				1 16	~							
					Status			Default '	Value								
				Po	wer On Se		Г	PWM_DIV [
Default				1.0	SW Res			PWM DIV I									
Delault																	
Delault					HW Res			PWM_DIV									





8.3.15. Backlight Control 8 (BFh)

Dirick RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX	BFh	Backlight Control 2														
Command	Di ii	D/CX	RDX	WRX	D17-8	D7	D6				D	2	D1	D0	HEX	
Parameter	Command													1		
BL LEDPWMPOL LEDPWM pin 0 0 0 0 0 0 0 0 0				1		_					LED	ONR	LEDONPOL	LEDPWMPOL		
Description		LEDF														
Description						BL	LEDPWMI	POL								
Description Calculate					•							-				
1						0	1									
Description BL LEDONPOL LEDON pin 0 0 0 0 0 0 1 1 1					-	1	0		Origin	al polarit	of PW	/Msg	nal			
Description						1	1		Invers	ed polar	ty of PV	VM sig	gnal			
Description		LEDONDOL . This hit is used to control LEDON oils														
Description		LEDO	ONPOL	: This b	it is used											
Description								OL								
1	Description															
1																
LEDONR Description							1		ļ			IR				
LEDONR Description		1 1 IIIVEISEG ELDONN														
LEDONR Description		LEDONR: This hit is used to control LEDON pin														
Default Default Value																
1																
Status																
Status																
Status																
Normal Mode On, Idle Mode Off, Sleep Out	Restriction	EXTC	should	d be hig	h to enab	le this	command									
Normal Mode On, Idle Mode Off, Sleep Out								Stat	us			Availat	oility			
Partial Mode On, Idle Mode Off, Sleep Out Yes						Norr	nal Mode O			ff, Sleep (
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Default Value EDONR LEDONPOL LEDPWMPOL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0	Register					Norr	nal Mode O	n, Idle	Mode O	n, Sleep (Out	Yes	3			
Sleep In Yes Status Default Value LEDONR LEDONPOL LEDPWMPOL Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0	Availability											Yes	3			
Status Default Value								n, Idle	Mode Or	n, Sleep C	ut	Yes				
Status LEDONR LEDONPOL LEDPWMPOL		Sleep In Yes														
Status LEDONR LEDONPOL LEDPWMPOL																
Default Power On Sequence 1'b0 1'b0 1'b0 SW Reset 1'b0 1'b0 1'b0						S	Status	LE					WMPOL			
SW Reset 1'b0 1'b0 1'b0	Default				Po	ower C	n Seguenc									
							-									
						ΗV	/ Reset		1'b0	1'b0						





8.3.16. Power Control 1 (C0h)

	PWCTRL 1 (Power Control 1)																					
C0h										PWCT	RL 1 (Power	Co	ontro	ol 1)							
	D/CX	RDX	W	RX		D17-8)7	D6	D5		I	D4		D3	_	D2	D1	D0	HEX
Command	0	1		1			XX 1				1	0			0		0		0	0	0	C0h
1 st Parameter	1	1		1			(Χ			0	0							H [5				21
	VRH [5:0]: Set the GVDD level, which is a reference level for the VCOM level and the grayscale voltage level.												evel.									
							[5:0				GVDD						[5:0			GVDD		
	I						0 0 0 0			Setting Setting				1	0	0	0	0	0	4.45 V 4.50 V		
			-	0	0	0	0	1	0	Setting				1	0	0	0	1	0	4.55 V		
			-	0	0	0	0	1	1	3	3.00 V			1	0	0	0	1	1	4.60 V		
			-	0	0	0	1	0	1		3.05 V 3.10 V			1	0	0	1	0	0	4.65 V 4.70 V		
			-	0	0	0	1	1	0		3.15 V			1	0	0	1	1	0	4.70 V		
				0	0	0	1	1	1		3.20 V			1	0	0	1	1	1	4.80 V		
			-	0	0	1	0	0	0		3.25 V			1	0	1	0	0	0	4.85 V		
			-	0	0	1	0	1	0		3.30 V 3.35 V			1	0	1	0	1	0	4.90 V 4.95 V		
				0	0	1	0	1	1		3.40 V			1	0	1	0	1	1	5.00 V		
			-	0	0	1	1	0	0		3.45 V			1	0	1	1	0	0	5.05 V		
	0 0					1	1	1	0		3.50 V 3.55 V			1	0	1	1	1	0	5.10 V 5.15 V		
		0	1	1	1	1		3.60 V			1	0	1	1	1	1	5.20 V					
Description		1	0	0	0	0	3	3.65 V			1	1	0	0	0	0	5.25 V					
		1	0	0	0	1		3.70 V			1	1	0	0	0	1	5.30 V					
		1	0	0	1	1		3.75 V 3.80 V			1	1	0	0	1	0	5.35 V 5.40 V					
	0 1 0 1					0	1	0	0		3.85 V			1	1	0	1	0	0	5.45 V		
						0	1	0	1		3.90 V			1	1	0	1	0	1	5.50 V		
		0 1				0	1	1	1		3.95 V 4.00 V			1	1	0	1	1	0	5.55 V 5.60 V		
			-	0	1	1	0	0	0		4.05 V			1	1	1	0	0	0	5.65 V		
				0	1	1	0	0	1		4.10 V			1	1	1	0	0	1	5.70 V		
			-	0	1	1	0	1	1		4.15 V 4.20 V			1	1	1	0	1	0	5.75 V 5.80 V		
			-	0	1	1	1	0	0		1.25 V			1	1	1	1	0	0	5.85 V		
			- -	0	1	1	1	0	1	4	1.30 V			1	1	1	1	0	1	5.90 V		
			-	0	1	1	1	1	0		1.35 V			1	1	1	1	1	0	5.95 V		
	0 1 1 1 1 4.40 V 1 1 1 1 1 6.00 V																					
	Note1: Make sure that VC and VRH setting restriction: $GVDD \le (AVDD - 0.2) V$.																					
Restriction	EXTC	should b	e hi	gh to	ena	able	this	com	man	ıd												
										Status Availability								tv				
							Norr	nal I	Mode	ON, Idl		e OFF,	, SI	еер	OUT			es	-,			
Register										e ON, Id							Υ	es				
Availability							Part	ial N	/lode	ON, Idl	e Mod	e OFF,	Sle	еер	OUT		Υ	е				
							Partial Mode ON, Idle Mode ON, Slee								DUT		Υ	es				
							Sleep IN										Y	es				
										_			D	<u>e</u> fau	lt Va	lue						
										Sta	atus				H [5:0							
Default									Р	ower ON	l Sequ	ence			- 121h							
										SW	Reset			6'h	121h							
										HW	Reset			6'h	121h							





8.3.17. Power Control 2 (C1h)

C1h						PW	CTRL 2 (I	Power Co	ontrol 2)					
	D/CX	RDX	WRX	D17	'-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	(1	1	0	0	0	0	0	1	C1h
Parameter	1	1	1	XX	(0	0	0	1	0		BT [2:0]		10
Description	BT [2 0 0 0 0 0 1 0 1 1 Note1:	the optin	AVDD /CI x 2	VGH VCI x 7 VCI x 6	VG -VCI -VCI -VCI -VCI	Deperating L x 6 x 5 x 6 x 5 x 6 x 5		.5 V.		onsumptio	on, set a	smaller fac	ctor.	
Restriction	EXTC	should b	e high to	enable th	is com	mand								
Register Availability				No Pa	ormal N artial M	Mode ON, lode ON,	Status Idle Mode Idle Mode Idle Mode Idle Mode Sleep IN	e ON, S e OFF, Sle	eep OUT eep OUT	Availal Yes Yes Yes Yes Yes	6 6 6			
Default						S	Status ON Seque W Reset W Reset		efault Val BT [2:0] 3'b000 3'b000 3'b000	ue				





0010010

0010011

-2.050

-2.025

C5h							VMCTRL1 (V	CC	M Control	1)					
	D/CX	RDX	WRX	D1	7-8	D7	D6	[D5 D4	D3	D2	2	D1	D0	HE
Command	0	1	1	Х	X	1	1		0 0	0	1		0	1	C5
st Parameter	1	1	↑	Х	X	0				VMH [6:0]					3
nd Parameter	1	1	↑	Х	X	0				VML [6:0]					30
	VMH [6:0] : Se	t the VCOMF	l vol	ltage.										
	VMI	H [6:0]	VCOMH(V)	1	VMH	6.01	VCOMH(V)	1	VMH [6:0]	VCOMH(\	/)	\	/MH [6:0]	VCOM	H(V)
		00000	2.700		01000		3.500		1000000	4.300	,	_	1100000	5.10	
	000	00001	2.725		01000	001	3.525		1000001	4.325			1100001	5.12	25
		00010	2.750		01000		3.550		1000010	4.350		_	1100010	5.15	
		00011	2.775	4	01000		3.575		1000011	4.375		_	1100011	5.17	
		00100	2.800 2.825	-	0100		3.600 3.625		1000100	4.400		_	1100100	5.20	
		00101	2.850	-	0100°		3.650		1000101 1000110	4.425 4.450		_	1100101 1100110	5.22 5.25	
		00110	2.875		0100		3.675		1000111	4.475		_	1100111	5.27	
	l —	01000	2.900		01010		3.700		1001000	4.500		_	1101000	5.30	
		01001	2.925		01010		3.725		1001001	4.525		_	1101001	5.32	
		01010	2.950	4	01010		3.750		1001010	4.550		_	1101010	5.35	
		01011	2.975	-	01010		3.775		1001011 1001100	4.575	_	_	1101011 1101100	5.37	
)1100	3.000 3.025		0101		3.800 3.825		1001100	4.600 4.625		_	1101100	5.40 5.42	
		01110	3.050		0101		3.850		1001101	4.650		_	1101110	5.45	
		01111	3.075		0101		3.875		1001111	4.675		_	1101111	5.47	
	001	10000	3.100		0110	000	3.900		1010000	4.700			1110000	5.50	
		10001	3.125		01100		3.925		1010001	4.725		_	1110001	5.52	
		10010	3.150	4	01100		3.950		1010010	4.750		_	1110010	5.55	
		10011 10100	3.175 3.200		0110		3.975 4.000		1010011 1010100	4.775 4.800		_	1110011 1110100	5.57 5.60	
		10101	3.225	1	0110		4.025		1010101	4.825		_	1110100	5.62	
		10110	3.250		0110		4.050		1010110	4.850		_	1110110	5.65	
		10111	3.275		0110		4.075		1010111	4.875		_	1110111	5.67	
		11000	3.300	_	01110		4.100		1011000	4.900		_	1111000	5.70	
		11001	3.325 3.350	4	01110		4.125		1011001	4.925		_	1111001	5.72	
Description		I1010 I1011	3.375	-	01110		4.150 4.175		1011010 1011011	4.950 4.975		_	1111010 1111011	5.75 5.77	
		11100	3.400		0111		4.200		1011100	5.000		_	1111100	5.80	
		11101	3.425		0111		4.225		1011101	5.025		_	1111101	5.82	
		11110	3.450		0111		4.250		1011110	5.050			1111110	5.85	
	001	11111	3.475		0111	111	4.275		1011111	5.075			1111111	5.87	'5
		6:0] : Set	t the VCOML		age VML	16·01	VCOML(V)]	VML [6:0]	VCOML(V	ין רי	V	ML [6:0]	VCOML	(V)
	I	000000	-2.500		0100		-1.700		1000000	-0.900	_		100000	-0.100	
	00	000001	-2.475		0100	001	-1.675		1000001	-0.875] [100001	-0.075	
	I	000010	-2.450		0100		-1.650		1000010	-0.850	վ [100010	-0.050	
		000011	-2.425	4	0100		-1.625		1000011	-0.825	4		100011	-0.025	5
		000100	-2.400 -2.375	\dashv	0100		-1.600 -1.575		1000100 1000101	-0.800 -0.775	$\dashv \mid$		100100 100101	0 Reserve	<u>-</u>
	I	000101	-2.375	-	0100		-1.575 -1.550		1000101	-0.775	⊣		100101	Reserve	
	I	000110	-2.325	7	0100		-1.525	1	1000110	-0.725	- 		100111	Reserve	
	00	001000	-2.300		0101		-1.500		1001000	-0.700			101000	Reserve	
	I	001001	-2.275	_	0101		-1.475		1001001	-0.675	∐ [101001	Reserve	
	I	001010	-2.250	\dashv	0101		-1.450		1001010	-0.650	- 		101010	Reserve	
	I	001011	-2.225	\dashv	0101		-1.425 1.400		1001011	-0.625			101011	Reserve	
	I	001100	-2.200 -2.175	\dashv	0101		-1.400 -1.375		1001100 1001101	-0.600 -0.575	$\dashv \dagger$		101100 101101	Reserve	
	I	001101	-2.173	1	0101		-1.350		1001101	-0.550	⊣		101110	Reserve	
	I	001111	-2.125	7	0101		-1.325	1	1001111	-0.525	- 		101111	Reserve	
		010000	-2.100		0110		-1.300		1010000	-0.500			110000	Reserve	ed
		10001	-2.075		0110		-1.275	1	1010001	-0.475	—		110001		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

-1.250

-1.225

1010010

1010011

-0.450

-0.425

1110010

1110011

Reserved

Reserved

0110010

0110011





	0010100	-2.000		0110100	-1.200		1010100		-0.400		1110100	Reserved	
	0010101	-1.975		0110101	-1.175		1010101		-0.375	li	1110101	Reserved	1
	0010110	-1.950		0110110	-1.150		1010110		-0.350	li	1110110	Reserved	1
	0010111	-1.925		0110111	-1.125		1010111		-0.325		1110111	Reserved	1
	0011000	-1.900		0111000	-1.100		1011000		-0.300		1111000	Reserved	
	0011001	-1.875		0111001	-1.075		1011001		-0.275		1111001	Reserved	
	0011010	-1.850		0111010	-1.050		1011010		-0.250		1111010	Reserved	
	0011011	-1.825		0111011	-1.025		1011011		-0.225		1111011	Reserved	
	0011100	-1.800		0111100	-1.000		1011100		-0.200		1111100	Reserved	
	0011101	-1.775		0111101	-0.975		1011101		-0.175		1111101	Reserved	
	0011110	-1.750		0111110	-0.950		1011110		-0.150		1111110	Reserved	
	0011111	-1.725		0111111	-0.925		1011111		-0.125		1111111	Reserved	
Restriction	EXTC should be	e high to enab	le thi	s command									
					Status	;			Availabili	ty			
			No	rmal Mode	ON, Idle Mo	de O	FF, Sleep O	UT	Yes				
Register							N, Sleep O		Yes				
A = 11 = 1= 1114							FF, Sleep O		Yes				
Availability													
			Pa	artiai iviode			N, Sleep Ol	JI	Yes				
					Sleep I	N			Yes				
				Sta	tus	VM	Default H [6:0]		e L [6:0]	·			
Default				Power ON	Sequence	7	"h31	7	h3C				
				SW F	Reset	7	"h31	7'	h3C				
				HW I	Rest	7	"h31	7'	h3C				



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.19. VCOM Control 2(C7h)

C7h					VM	CTRL1 (VCOM Co	ontrol 1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	0	0	1	1	1	C7h
Parameter	1	1	1	XX	nVM		•	•	VMF [6:0]		•	C0

nVM: nVM equals to "0" after power on reset and VCOM offset equals to program MTP value. When nVM set to "1", setting of VMF [6:0] becomes valid and VCOMH/VCOML can be adjusted.

VMF [6:0]: Set the VCOM offset voltage.

VMF[6:0]	VCOMH	VCOML	VMF[6:0]	VCOMH	VCOML
0000000	VMH	VML	1000000	VMH	VML
0000001	VMH – 63	VML - 63	1000001	VMH + 1	VML + 1
0000010	VMH – 62	VML - 62	1000010	VMH + 2	VML + 2
0000011	VMH – 61	VML – 61	1000011	VMH + 3	VML + 3
0000100	VMH – 60	VML - 60	1000100	VMH + 4	VML + 4
0000101	VMH – 58	VML – 58	1000101	VMH + 5	VML + 5
0000110	VMH – 58	VML – 58	1000110	VMH + 6	VML + 6
0000111	VMH – 57	VML – 57	1000111	VMH + 7	VML + 7
0001000	VMH – 56	VML - 56	1001000	VMH + 8	VML + 8
0001001	VMH – 55	VML – 55	1001001	VMH + 9	VML + 9
0001010	VMH – 54	VML – 54	1001010	VMH + 10	VML + 10
0001011	VMH – 53	VML - 53	1001011	VMH + 11	VML + 11
0001100	VMH – 52	VML – 52	1001100	VMH + 12	VML + 12
0001101	VMH – 51	VML -51	1001101	VMH + 13	VML + 13
0001110	VMH - 50	VML - 50	1001110	VMH + 14	VML + 14
0001111	VMH – 49	VML – 49	1001111	VMH + 15	VML + 15
0010000	VMH – 48	VML – 48	1010000	VMH + 16	VML + 16
0010001	VMH – 47	VML – 47	1010001	VMH + 17	VML + 17
0010010	VMH – 46	VML – 46	1010010	VMH + 18	VML + 18
0010011	VMH – 45	VML – 45	1010011	VMH + 19	VML + 19
0010100	VMH – 44	VML – 44	1010100	VMH + 20	VML + 20
0010101	VMH – 43	VML – 43	1010101	VMH + 21	VML + 21
0010110	VMH – 42	VML – 42	1010110	VMH + 22	VML + 22
0010111	VMH – 41	VML – 41	1010111	VMH + 23	VML + 23
0011000	VMH – 40	VML – 40	1011000	VMH + 24	VML + 24
0011001	VMH – 39	VML – 39	1011001	VMH + 25	VML + 25
0011010	VMH – 38	VML – 38	1011010	VMH + 26	VML + 26
0011011	VMH – 37	VML – 37	1011011	VMH + 27	VML + 27
0011100	VMH – 36	VML – 36	1011100	VMH + 28	VML + 28
0011101	VMH – 35	VML – 35	1011101	VMH + 29	VML + 29
0011110	VMH – 34	VML – 34	1011110	VMH + 30	VML + 30
0011111	VMH – 33	VML – 33	1011111	VMH + 31	VML + 31
0100000	VMH – 32	VML – 32	1100000	VMH + 32	VML + 32
0100001	VMH – 31	VML – 31	1100001	VMH + 33	VML + 3
0100010	VMH – 30	VML – 30	1100010	VMH + 34	VML + 34
0100011	VMH – 29	VML – 29	1100011	VMH + 35	VML + 35
0100100	VMH – 28	VML – 28	1100100	VMH + 36	VML + 36
0100101	VMH – 27	VML – 27	1100101	VMH + 37	VML + 37
0100110	VMH – 26	VML – 26	1100110	VMH + 38	VML + 38
0100111	VMH – 25	VML – 25	1100111	VMH + 39	VML + 39
0101000	VMH – 24	VML – 24	1101000	VMH + 40	VML + 40
0101001	VMH – 23	VML – 23	1101001	VMH + 41	VML + 41
0101010	VMH – 22	VML – 22	1101010	VMH + 42	VML + 42
0101011	VMH – 21	VML – 21	1101011	VMH + 43	VML + 43
0101100	VMH – 20	VML – 20	1101100	VMH + 44	VML + 44
0101101	VMH – 19	VML – 19	1101101	VMH + 45	VML + 45
0101110	VMH – 18	VML – 18	1101110	VMH + 46	VML + 46
0101111	VMH – 17	VML – 17	1101111	VMH + 47	VML + 47
0110000	VMH – 16	VML – 16	1110000	VMH + 48	VML + 48
0110001	VMH – 15	VML – 15	1110001	VMH + 49	VML + 49
0110010	VMH – 14	VML – 14	1110010	VMH + 50	VML + 50
0110011	VMH – 13	VML – 13	1110011	VMH + 51	VML + 51
0110100	VMH – 12	VML – 12	1110100	VMH + 52	VML + 52

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	I									
	011010		VML – 11	_	1110101		ИН + 53	VML +		
	011011		VML – 10		1110110		1H + 54	VML +		
	011011		VML – 9	_	1110111	V۱	1H + 55	VML +		
	011100		VML – 8	_	1111000	_	1H + 56	VML +		
	011100	1 VMH – 7	VML – 7		1111001	V۱	1H + 57	VML +	57	
	011101	0 VMH – 6	VML – 6		1111010	V۱	1H + 58	VML +	58	
	011101		VML – 5	_	1111011	_	1H + 59	VML +		
	011110		VML – 4		1111100	V۱	1H + 60	VML +	60	
	011110		VML – 3	_	1111101		/IH + 61	VML +		
	011111) VMH – 2	VML – 2		1111110	V۱	1H + 62	VML +	62	
	011111	1 VMH – 1	VML – 1		1111111	V۱	1H + 63	VML +	63	
Restriction	EXTC should be high to enabl	e this command								
			Statu	^			Availabil	ity		
				_	.== 0:		Availabil	пу		
Register		Normal Mode (,				Yes			
Register		Normal Mode	ON, Idle M	lode (ON, Sleep	OUT	Yes			
Availability		Partial Mode C	ON, Idle Mo	ode C	FF, Sleep	OUT	Yes			
,		Partial Mode (ON. Idle M	ode C	N. Sleep (TUC	Yes			
			Sleep		, отобр		Yes			
	'		Оісср	11.4			103			
					Defe	.14 \ /=1.				
		Status	s			ılt Valu				
				r	nVM	VI	ИF [6:0]			
Default		Power ON Se	equence		1'b1	7	"h40h			
		SW Res	set	No (Change	No	Change			
	1	-						-1		
		HW Res	set		1'b1	7	"h40h			





8.3.20. NV Memory Write (D0h)

D0h						NVN	IWR (N	/ Memory	y Write)					
	D/CX	RDX	WRX	D17-8)7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX		1	1	0	1	0	0	0	0	D0h
1 st Parameter	1	1	↑	XX	(0	0	0	0	0	PG	M_ADR [2:0]	00
2 nd Parameter	1	1	↑	XX					PGM_I	DATA [7:0]				XX
	[7:0] wi	ill progra	mmed to	program the NV memory lect bits of	/ .					·			of PGM_	_DATA
Description				P	GM_ADR	[2:0]	Progr		V Memo	ory Selection	on			
Description						1			ogramm					
						0			ogramm					
				1		0		VMF [6:0						
					Others				eserved	······································				
Restriction				rogrammed		d								
							Status			Availal	oility			
				Norr	nal Mode			e OFF, SI	eep OU					
Register								de ON, Sle						
Availability								e OFF, Sle	•					
, , ,				Par	tial Mode	ON, I	dle Mod	e ON, Sle	ep OUT	Yes	3			
						ξ	Sleep IN			Yes	3			
					04-4			D	efault Va	alue				
					Status		PG	M_ADR [2	2:0] P	GM_DATA	[7:0]			
Default				Powe	er ON Se	quenc	е	3'b000		XX				
					SW Res	et		3'b000		XX				
					HW Res	et		3'b000		XX				





8.3.21. NV Memory Protection Key (D1h)

D1h					NVMP	KEY (NV	Memory	Protection I	(ey)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	0	1	D1h
1 st Parameter	1	1	1	XX				KEY [2	3:16]				XX
2 nd Parameter	1	1	1	XX				KEY [15:8]				XX
3 rd Parameter	1	1	1	XX				KEY [7:0]				XX
Description	_	A66h to		y programming	•	•				•			ing will
Restriction	EXTC	S should be high to enable this command											
Register Availability				Norma Partial	Mode C	N, Idle M	ode OFF, ode ON, ode OFF,	Sleep OUT Sleep OUT Sleep OUT Sleep OUT	Availat Yes Yes Yes Yes	5 5 5			
Default				-	Power O SW	tatus N Seque ' Reset ' Reset	KE	Default Valu Y [23:0]=55/ Y [23:0]=55/ Y [23:0]=55/	AA66h AA66h				





8.3.22. NV Memory Status Read (D2h)

D2h					RDNVM	l (NV I	Memory St	tatus Read)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	1	0	D2h
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX	0		ID2_CNT	[2:0]	0	I	D1_CNT [2:0]	XX
3 rd Parameter	1	↑	1	XX	BUSY	,	VMF_CNT	[2:0]	0	II	D3_CNT [2:0]	XX
Description	prograr	n record.	The bits		7 automat T [2:0] / I T [2:0] / \ Statu 0 0 1	D2_CI	after writing NT [2:0] CNT [2:0] 0 1 1	Avail No Programm Programm Programm	DATA [7:0] ription ability grammed ned 1 time ned 2 time ned 3 time	0] to NV			nory
Restriction	EXTC s	should be	high to e	nable this comm	and								
Register Availability				Normal Mo	ode ON, I ode ON, I de ON, I ode ON, I	ldle M	ode OFF, S lode ON, Sl ode OFF, Sl ode ON, Sl	leep OUT leep OUT	Availabil Yes Yes Yes Yes Yes Yes	lity			
				Status	ID3_C	NT T	ID2_CNT	Default Valu ID1_CNT		CNT I	BUSY		
Default			Powe	er ON Sequence	X		X	X	X		X		
				SW Reset	Х		Х	Х	Х		Х		
				HW Reset	Х		Х	Х	Х		Х		





8.3.23. Read ID4 (D3h)

D3h						RDID4	(Read I	D4)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	0	0	1	1	D3h
1 st Parameter	1	↑	1	XX	Χ	Χ	Х	Х	Χ	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	0	0	00h
3 rd Parameter	1	↑	1	XX	1	0	0	1	0	0	1	1	93h
4 th Parameter	1	↑	1	XX	0	1	0	0	0	0	0	1	41h
Description	The 1 st	parame	eter is dun	nmy read period s the IC version or mean the IC m	-	ne.							
Restriction	EXTC :	should b	e high to	enable this com	mand								
						Status			Availa	bility			
				Normal N	lode ON	Idle Mod	e OFF, S	Sleep OUT	Yes				
Register				Normal I	Mode ON	, Idle Mod	de ON, S	leep OUT	Yes	S			
Availability				Partial M	lode ON,	Idle Mod	e OFF, S	leep OUT	Yes	S			
-				Partial N	lode ON	Idle Mod	e ON, S	eep OUT	Yes	S			
						Sleep IN			Yes	S			
									_				
					D	Status		Default Val					
Default						ON Sequ		24'h00934					
						W Reset		24'h00934'					
					П	W Reset	4	24'h00934 <i>'</i>	111				





8.3.24. Positive Gamma Correction (E0h)

E0h					PGAM	CTRL (Po	sitive Ga	ımma Cor	itrol)								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	1	XX	1	1	1	0	0	0	0	0	E0h				
1 st Parameter	1	1	1	XX	0	0	0	0		VP0	[3:0]		0F				
2 nd Parameter	1	1	1	XX	0	0			VP1	[5:0]			16				
3 rd Parameter	1	1	↑	XX	0	0			VP2	[5:0]			14				
4 th Parameter	1	1	1	XX	0	0	0	0		VP4	[3:0]		0A				
5 th Parameter	1	1	1	XX	0	0	0			VP6 [4:0]			0D				
6 th Parameter	1	1	1	XX	0	0	0	0		VP13	[3:0]		06				
7 th Parameter	1	1	1	XX	0			,	VP20 [6:0]			43				
8 th Parameter	1	1	1	XX		VP36	3 [3:0]			VP27	[3:0]		75				
9 th Parameter	1	1	1	XX	0			,	VP43 [6:0]			33				
10 th Parameter	1	1	↑	XX	0	0	0	0		VP50	[3:0]		06				
11 th Parameter	1	1	1	XX	0	0	0			/P57 [4:0]			0E				
12 th Parameter	1	1	↑	XX	0	0	0	0		VP59	[3:0]		00				
13 th Parameter	1	1	↑	XX	0	0			VP61	[5:0]			0C				
14 th Parameter	1	1	↑	XX	0	0			VP62	VP62 [5:0] VP63 [3:0]							
15 th Parameter	1	1	↑	XX	0	0	0	0		VP63 [3:0]							
Description Restriction		1 ↑ XX 0 0 0 VP63 [3:0] 08 the gray scale voltage to adjust the gamma characteristics of the TFT panel. C should be high to enable this command															
Note	VP0[3:	3:0]> (ray 63 : I Gray 0 : I Gray 0 : I	Minimum Volta Maximum Volta Maximum Volta Minimum Volta	ge gap be	etween Vo	COML and	d Source (NB Panel NW Pane)							
Register Availability				Norma Partial	I Mode O Mode ON	N, Idle Mo	ode OFF, S ode ON, S de OFF, S ode ON, S	Slee OUT Sleep OUT Sleep OUT	Ye Ye Ye	VP13 [3:0] 0 [6:0] VP27 [3:0] 3 [6:0] VP50 [3:0] VP57 [4:0] VP59 [3:0] VP61 [5:0] VP62 [5:0] VP63 [3:0] Panel) Panel)							





8.3.25. Negative Gamma Correction (E1h)

E1h					NGAMCT	RL (Nega	ative Gar	nma Corre	ection)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	1	XX	0	0	0	0		VN0	[3:0]		80
2 nd Parameter	1	1	1	XX	0	0			VN1	[5:0]			2B
3 rd Parameter	1	1	1	XX	0	0			VN2	[5:0]			2D
4 th Parameter	1	1	1	XX	0	0	0	0		VN4	[3:0]		04
5 th Parameter	1	1	1	XX	0	0	0		,	VN6 [4:0]			10
6 th Parameter	1	1	1	XX	0	0	0	0		VN13	[3:0]		04
7 th Parameter	1	1	1	XX	0			,	/N20 [6:0]]			3E
8 th Parameter	1	1	1	XX		VN36	3:0]			VN27	[3:0]		24
9 th Parameter	1	1	1	XX	0			,	/N43 [6:0]]			4E
10 th Parameter	1	1	1	XX	0	0	0	0		VN50	[3:0]		04
11 th Parameter	1	1	1	XX	0	0	0		\	/N57 [4:0]			0F
12 th Parameter	1	1	1	XX	0	0	0	0		VN59	[3:0]		0E
13 th Parameter	1	1	1	XX	0	0			VN61	[5:0]			35
14 th Parameter	1	1	1	XX	0	0			VN62				38
15 th Parameter	1	1	1	XX	0	0	0	0		VN63	[3:0]		0F
Description	Set the												
Restriction	EXTC	should b	oe high to	enable this co	mmand								
		egister :		Minimum Valta		h	·OMIL	d Causas (1	NA/ Danal	`			
	VINU[3:	0]> G	ray 63 :	Minimum Voltaç	ge gap be	tween vC	OWH and	a Source (I	w Panei)			
		(Gray 0 : I	Maximum Volta	ge gap be	etween VO	COMH an	d Source (NB Panel)			
Note	l												
	VN63[3	3:0]> (Gray 0 :	Maximum Volta	ge gap be	etween Vo	COMH an	d Source (NW Pane	l)			
		Gı	ray 63 : N	Minimum Voltag	e gap bet	ween VC	OMH and	Source (N	NB Panel)				
						Status			Availal	hility			
				Normal	Mode Of	Status		Sleep OUT	Availal				
Register													
A ailah ilik								Sleep OUT Sleep OUT					
Availability													
				Faillai	WIOUE OI	Sleep II		leep OUT	Ye:				
						Oldep II	•		1 163				
L	l												





8.3.26. Digital Gamma Control 1 (E2h)

E2h		DGAMCTRL (Digital Gamma Control 1)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	1	0	0	0	1	0	E2h	
1 st Parameter	1	1	1	XX		RCA	[3:0]			BCA0 [3:0]				
:	1	1	1	XX		RCA:	k [3:0]			BCA	x [3:0]		XX	
16 th Parameter	1	1	1	XX		RCA1	5 [3:0]			BCA ⁻	15 [3:0]		XX	
	RCAx	RCAx [3:0]: Gamma Macro-adjustment registers for red gamma curve.												
	BCAx	[3:0] : G	amma M	acro-adjustme	nt registe	rs for blue	gamma	curve.						
Description														
	Note:	Note: If BGR bit = 0, It should be "RB" order in E2 register												
		If BGR	bit = 1, t	he order chang	je to "BR'	in E2 reg	jister							
	EXTC	should b	e high to	enable this co	mmand.									
Restriction	This re	gister is	only allo	wed to execute	writing o	command								
						Status			Availa	ability				
				Normal	Mode ON	l, Idle Mo	de OFF, S	Sleep OU	T Ye	es				
Register	Normal Mode ON, Idle Mode ON, Sleep OUT Yes													
Availability				Partial Mode ON, Idle Mode OFF, Sleep OUT Yes										
				Partial	Mode ON	l, Idle Mo	de ON, S	leep OUT	Ye	es				
						Sleep II	١		Ye	es				





8.3.27. Digital Gamma Control 2(E3h)

E3h		DGAMCTRL (Digital Gamma Control 2)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	1	1	E3h
1 st Parameter	1	1	1	XX	XX RFA0 [3:0]					BFA	0 [3:0]		XX
:	1	1	↑	XX	XX RFAx [3:0]					BFA	x [3:0]		XX
64 rd Parameter	1	1	1	XX	XX RFA63 [3:0]					BFA	33 [3:0]		XX
	RFAx [3:0]: G	amma M	icro-adjustmen	t register	for red ga	amma cur	ve.					
Description	BFAx [3:0]: Gamma Micro-adjustment register for blue gamma curve. Note: If BGR bit = 0, It should be "RB" order in E3 register If BGR bit = 1, the order change to "BR" in E3 register												
Restriction			_	o enable this co		command							
						Status			Availa	ability			
				Normal	Mode Of	N, Idle Mo	de OFF, S	Sleep OU	Γ Ye	es			
Register				Normal	Mode O	N, Idle Mo	ode ON, S	leep OUT	Ye	es			
Availability				Partial	Mode ON	I, Idle Mo	de OFF, S	leep OUT	Ye	es			
·				Partial	Mode Of	N, Idle Mo	de ON, SI	eep OUT	OUT Yes				
						Sleep I	N		Ye	es			





8.3.28. Interface Control (F6h)

F6h		IFCTL (16bits Data Format Selection)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
1 st Parameter	1	1	↑	XX	MY_ EOR	MX_ EOR	MV_ EOR	0	BGR_ EOR	0	0	WE MODE	01
2 nd Parameter	1	1	↑	XX	0	0	EPF [1]	EPF [0]	0	0	MDT [1]	MDT [0]	00
3 rd Parameter	1	1	1	XX	0	0	ENDIAN	0	DM [1]	DM [0]	RM	RIM	00

MY_EOR / MX_EOR / MV_EOR / BGR_EOR:

The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter.

MDT [1:0]: Select the method of display data transferring.

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.


WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.

ENDIAN	Data transfer Mode
0	Normal (MSB first, default)
1	Little Endian (LSB first)

Note: Little Endian is valid on only 65K 8-bit and 9-bit MCU interface mode.

Description



DM [1:0]: Select the display operation mode.

DM [1]	DM [0]	Display Operation Mode
0	0	Internal clock operation
0	1	RGB Interface Mode
1	0	VSYNC interface mode
1	1	Setting disabled

The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode.

However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.





RM: Select the interface to access the GRAM.


Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
1	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.







	EPF [1:0]			Expa	and 16 bbp (F	R,G,B) to 18bl	op (R,G,B)				
	00	r [5:0] = g [5:0] =	nputted to L {R [4:0], R [{G [5:0]} {B [4:0], B [4]}							
	01	r [5:0] = g [5:0] = b [5:0] =			h[E-0] - 6'h2[_					
	10	Exception: R [4:0], B[4:0] = 5'h00 \rightarrow r [5:0], b[5:0] = 6'h00									
	Compare R [4:0], G [5:1], B [4:0] case 1: R=G=B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]} Case 1: R=G=B \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 2: R=B \neq G \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 3: R=G \neq B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 4: B=G \neq R \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]}										
		Case 4:	$B=G\neq R \rightarrow I$	$[5:0] = \{R [4:$:0], R [4]}, g [[5:0] = {G [5:0]}, b [5:0] = {B	[4:0], G [0]}			
Restriction	EXTC should be h				:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B	[4:0], G [0]}			
Restriction	EXTC should be h			mand		5:0] = {G [5:0		[4:0], G [0]}			
Restriction	EXTC should be h		ble this com	nmand St	tatus		Availabil ty	[4:0], G [0]}			
Restriction Register	EXTC should be h		ble this com	imand St Mode ON, Idle	atus e Mode OFF,	Sleep OUT	Availabil ty Yes	[4:0], G [0]}			
Register	EXTC should be h		Normal N	st Mode ON, Idle Mode ON, Idle	atus e Mode OFF, e Mode ON,	Sleep OUT Sleep OUT	Availabil ty Yes Yes	[4:0], G [0]}			
	EXTC should be h		Normal No	Mode ON, Idle	atus e Mode OFF, e Mode ON, e Mode OFF,	Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes	[4:0], G [0]}			
Register	EXTC should be h		Normal No	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle	atus e Mode OFF, e Mode ON, e Mode OFF,	Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes Yes Yes	[4:0], G [0]}			
Register	EXTC should be h		Normal No	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle	atus e Mode OFF, e Mode ON, e Mode OFF, e Mode ON, S	Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes Yes Yes Yes Yes	[4:0], G [0]}			
Register	EXTC should be h		Normal No	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle	atus e Mode OFF, e Mode ON, e Mode OFF, e Mode ON, S	Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes Yes Yes Yes Yes Yes	[4:0], G [0]}			
Register	EXTC should be h	nigh to ena	Normal No	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle	atus e Mode OFF, e Mode ON, e Mode OFF, e Mode ON, S	Sleep OUT Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes Yes Yes Yes Yes Yes	[4:0], G [0]}	RIM		
Register		nigh to ena	Normal Normal Normal N	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle Sle	e Mode OFF, e Mode ON, e Mode OFF, e Mode ON, S	Sleep OUT Sleep OUT Sleep OUT Sleep OUT	Availabil ty Yes Yes Yes Yes Yes Yes Yes		RIM 1'b0		
Register Availability	Status	nigh to ena	Normal N Partial N Partial N	Mode ON, Idle Mode ON, Idle Mode ON, Idle Mode ON, Idle Sle	atus e Mode OFF, e Mode OFF, e Mode ON, s Mode ON, s Mode ON, s ENDIAN	Sleep OUT Sleep OUT Sleep OUT Sleep OUT Default Valu WEMODE	Availabil ty Yes Yes Yes Yes Yes Of the property of the proper	RM			





8.4 Description of Extend register command

8.4.1 Power control A (CBh)

CBh							Power	ontrol A						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3		D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	1		0	1	1	CBh
1 st Parameter	1	1	1	XX	0	0	1	1	1		0	0	1	39
2 nd Parameter	1	1	1	XX	0	0	1	0	1		1	0	0	2C
3 rd Parameter	1	1	1	XX	0	0	0	0	0		0	0	0	30
4 rd Parameter	1	1	1	XX	0	0	1	1	0		REG_VD[2:0]			
^{5rd} Parameter	1	1	1	XX	0	0	0	0	0			VBC[2:0		01
Description	REG 000 001 010 011 100 101 110	VD[2:0]	1.5 1.4 1.5 1.6 1.7 res res D contro AV 6 5.5 5.7 5.6 5.5	ore(V) -5 -5 -6 -6 -6 -6 -6 -6 -6 -6 -6 -6 -6 -6 -6										
Restriction	EXTC s	should b	e high to	enable t	his cor	nmand								
							01.1							
					lormal	Modo ON	Status	OFF Sloce	on OLIT		ilability			
Register							Idle Mode				Yes Yes			
Availability							Idle Mode				Yes			
Availability							Idle Mode		•		Yes			
							Sleep IN	,			Yes			
			.					De	efault Val	ue				
			Status		Par	ameter1	Paramet	er2 P	Parameter	r3	Paramet	ter4 P	arameter5	
Default	<u> </u>	Powe	r ON Se	quence		39	2C		00		30		01	
			SW Res	et		39	2C	00		No Change No		lo Change		
			HW Res	et		39 2C 00			00	30 01				
ı														





8.4.2 Power control B (CFh)

CFh		Power control B											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	1	1	1	1	CFh
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	0	00
2 nd Parameter	1	1	1	XX	1	PCEQ	DRV_ena	Power	control[1:0]	0	0	1	81
3 rd Parameter	1	1	1	XX	DRV	vml [2:1]	1	DC ena	DRV vml [0]	DR	V vmh [2:0]	30

2nd Parameter : Power control[1:0]

Power control[1:0]=00, the VGH and VGL voltage level follow the table below.

ВТ	[2:0)	AVDD	VGH	VGL		
0	0	0		\/OL 7	-VCI x 6		
0	0	1) / OI O	VCI x 7	-VCI x 5		
0	1	0	VCI x 2	\/OI 0	-VCI x 6		
0	1	1		VCI x 6	-VCI x 5		

Power control[1:0]=01, the VGH and VGL voltage level follow the table below.

ВТ	[2:0)	AVDD	VGH	VGL		
0	0	0	V(C) 0	VCI x 5	-VCI x 4		
0	1	0	VCI x 2	VCI x 4	-VCI x 4		

Power control[1:0]=10, the VGH and VGL voltage level follow the table below.

ВТ	[2:0)	AVDD	VGH	VGL
0	0	0		\/OI 5	-VCI x 6
0	0	1) / OI O	VCI x 5	-VCI x 5
0	1	0	VCI x 2		-VCI x 6
0	1	1		VCI x 4	-VCI x 5

Description

Power control[1:0]=11, the VGH and VGL voltage level follow the table below.

BT	[2:0)	AVDD	VGH	VGL
0	0	0	V(C) 0	VCI x 7	-VCI x 4
0	1	0	VCI x 2	VCI x 6	-VCI x 4

DRV_ena : For VCOM driving ability enhancement, DRV_ena = 1: Enable, and vice versa

PCEQ: PC and EQ operation for power saving

0:disable this function

1:enable this function

3rd parameter: default: 30h

DRV_vmh[2:0] 3'b000 adjust over drive width for VMH(000: 1 op_clk ~111: 8 op_clk)

DRV_vml[0] 1'b0

DC_ena: Discharge path enable. Enable high for ESD protection, 1: enable and vice versa

DRV_vml[2:1] 2'b00

Restriction EXTC should be high to enable this command





	ĺ		-			1
			Status		Availability	
		Normal Mode ON	I, Idle Mode OFF,	Sleep OUT	Yes	
Register		Normal Mode ON	N, Idle Mode ON,	Sleep OUT	Yes	
Availability		Partial Mode ON	, Idle Mode OFF,	Sleep OUT	Yes	
		Partial Mode ON	I, Idle Mode ON, S	Sleep OUT	Yes	
			Sleep IN		Yes	
				Default Val	ue	
		Status	Parameter1	Parameter	2 Param	eter3
Default	Powe	er ON Sequence	00	81	30)
		SW Reset	No Change	No Chang	e No Cha	ange
		HW Reset	00	81	30)





8.4.3 Driver timing control A (E8h)

F6h					Drive	r timing co	ontrol A						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	0	1	0	0	0	E8h
1 st Parameter	1	1	<u></u>	XX	CR/EQ/PC	SDT[1:0]	0	0	1	0	NOW	84
2 nd Parameter	1	1	· ↑	XX	0	0		EQ[2:0]		CR[2	:0]	11
3 rd Parameter	1	1	1	XX	0	1	1	1	1		PC[1	:0]	7A
Description	1st param NOW:ga 0:default 1:default SDT:Gat 0:default CR/EQ/ 0:disabl 1:Enabl 2nd param EQ 000: defa 100: defa 100: defa 100: defa 100: defa 100: defa 100: defa	te driver r non-over + 1unit e off and non-over PC enable e e meter:EQ ault – 1uni ault +3unit ault +3unit meter:pre- ault – 2uni ault +2unit	Source tog lap time Source tog lap time Ile Bit: and charge t 001:de t 101: de t 101: de charge tim t 001: de	e recycle tin fault EQ tim fault +4unit fault +4unit fault +4unit ing control efault – 1un	erlap timing control ming control 110:default 110:default 110:default	efault + 2u ault +1unit default +1 ault +1unit default +1	011: c 5unit 0 011: c 5unit 0	lefault + 11: defa lefault + 11: defa default	· 2unit ault + 6u · 2unit ault + 6u	unit			
												1	
					Status			· -		Availat	-		
Register					de ON, Idle Mo					Yes		-	
_					de ON, Idle M					Yes		-	
Availability					de ON, Idle Mo					Yes		-	
				Partial Mo	de ON, Idle Mo		eep OU	ľ		Yes			
	i		i		Sleep	IN				Yes	:	Ī	





			Default Value	
	Status	Parameter1	Parameter2	Parameter3
Default	Power ON Sequence	84	11	7A
	SW Reset	84	11	7A
	HW Reset	84	11	7A





8.4.4 Driver timing control B (E9h)

F6h	Driver timing control A													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	\(\frac{1}{2}\)	XX	1	1	1	0	1	0	0	1	E9h	
1 st Parameter	1	1	<u></u>	XX	CRE/EQE/PCE	SDTE		0	0	1	0	NOWE	04	
2 nd Parameter	1	1	<u> </u>	XX	0	0		QE[2:0			CRE	l .	11	
3 rd Parameter	1	1	1	XX	0	1	1	1	1		PCE		7A	
	EQE tim	ing for Ex	kternal clo	ck										
	1 st parar	neter:												
			r non ovo	rlap timing	control									
				пар шппу	CONTROL									
	0:defaul	t non-ove	rlap time											
	1:defaul	t + 1unit												
	SDTE:G	ate off ar	nd Source	toggle nor	n overlap timing co	ntrol								
	0:defaul	t non-ove	rlap time	01:defaul	t + 1unit 02: def	ault + 2unit	: 03: d	efault +	3unit					
	CRE/EC	E/PCE e	nable Bit:											
	0:disable	Э												
	1:Enable	2												
Description	1.2110010													
Description	- nd													
	2 ^{rs} para	meter:EC	and char	ge recycle	timing control									
	EQE													
	000: def	ault – 1ui	nit 001:d	efault EQ t	iming 010:defau	ult +1unit	011: de	fault + 2	2unit					
	100: def	ault +3un	it 101: d	efault +4ur	nit 110:default +	default +5u	nit 01	1: defau	ılt + 6u	nit				
	CRE:													
	000: def	ault _ 1m	nit 001·d	efault CR t	iming 010:defau	ılt +1unit	011· de	fault + '	2unit					
					-									
	100: def	ault +3un	iit 101: d	efault +4ui	nit 110:default + o	default +5u	nit U1	1: defau	ilt + 6u	nit				
	3 rd parar	neter:pre	-charge ti	ming contro	ol									
	000: def	ault – 2uı	nit 001: 0	default – 1ı	unit 010: default	PC timing	011: 0	default -	⊦ 1unit					
	100: def	ault +2un	it 101: d	efault +3ur	nit 110:default + o	default +4u	nit 01	1: defau	ılt + 5u	nit				
Restriction	EXTC st	nould be	high to en	able this co	ommand									
					Status					Availab	oility]		
				Normal N	Mode ON, Idle Mod	le OFF, Sle	ep OU7	7		Yes		1		
Register					Mode ON, Idle Mod					Yes]		
Availability				Partial M	lode ON, Idle Mod	e OFF, Slee	ep OUT			Yes]		
				Partial N	Mode ON, Idle Mod		p OUT			Yes		1		
	I				Sleep IN					Yes				





	-		Default Value	
	Status	Parameter1	Parameter2	Parameter3
Default	Power ON Sequence	04	11	7A
	SW Reset	04	11	7A
	HW Reset	04	11	7A





8.4.5 Driver timing control C (EAh)

	Driver timing control B												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	1	0	1	0	EAh
1 st Parameter	1	1	1	XX	VG_S	SW_T4	VG_S	SW_T3	VG_S	W_T2	VG_	SW_T1	66
	1 st para	meter:g	ate driv	er timing o	control								
	VG_SV	V_T1[1:	0]:EQ to	GND									
	VG_SV	V_T2[1:	0]:EQ to	DDVDH									
	VG_SV	V_T3[1:	0]:EQ to	DDVDH									
	VG_SV	V_T4[1:	0]:EQ to	GND									
Description	DD\	nit nit				T3T4							
Restriction	EXTC	should b	e high t	o enable t	this com	ımand							
							Status			lability			
Register								OFF, Sleep O		⁄es			
								ON, Sleep OI		/es			
Availability								FF, Sleep OI		/es			
					Partial I			N, Sleep OL		/es			
							Sleep IN			⁄es			
				Г		Status		Defaul	t Value				
						Julius	P	arameter1	Parame	eter2			
Default				<u> </u>		ON Sequ	ence	66	00				
				L		W Reset		66	00				
					F	W Reset		66	00				





8.4.6 Power on sequence control (EDh)

F6h						Power on	sequenc	e contro	ı				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	1	1	0	1	EDr
1 st Parameter	1	1	1	XX	0	1	CP1 s	oft start	0	1	CP23 s	oft start	55
2 nd Parameter	1	1	1	XX	0	0		_vcl	0	0		ddvdh	01
3 rd Parameter	1	1	1	XX	0	0		_vgh T	0	0		_vgl 1	23
4 th Parameter		<u> </u>	oft start	control	DDVDH_EN	H 0	0	0	0	0	0		01
Description	00:CP1and CP23 pump soft start keep 2 frame 01:CP1 and CP23 pump soft start keep 1 frame 11:disable 2 nd parameter:AVDD/VCL power on sequence control 00:delay 1 st frame enable 01:delay 2 nd frame enable 10:delay 3 rd frame enable 11:dealy 4 th frame enable 3 nd parameter:VGL/VGH power on sequence control 00:delay 1 st frame enable 11:dealy 4 th frame enable 11:dealy 3 rd frame enable 11:delay 3 rd frame enable 11:delay 3 rd frame enable 10:delay 3 rd frame enable 10:delay 3 rd frame enable 10:delay 3 rd frame enable 10:delay 3 rd frame enable												
					this command								
						Status	3		Availa	ability			
Dogister					Normal Mode								
Register					Normal Mode								
Availability					Partial Mode (
				-	Partial Mode	ON, Idle Mo Sleep I		ieep OU	T Ye				
						oleeh I							
Default			Powe	Status er ON Sec		arameter1 55	Param 0		Value Paramete	er3	Parameter4 01		
				SW Rese		55 55	0		23		01	=	
						55	0					1	
				HW Rese	2 l	55	0	1 1	23	ļ	01		





8.4.7 Enable 3G (F2h)

F6h							Enab	le_3G	;					
	D/CX	RDX	WRX	D17-8	D7	D6	D5		D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1		1	0	0	1	0	F2h
1 st Parameter	1	1	↑	XX	0	0	0		0	0	0	1	3G_enb	02
Description				le 3 gam amma co										
Restriction	EXTC	should t	oe high t	o enable	this con	nmand	Status			Ι Δ	v ilability			
					Normal	Mode ON	, Idle Mode	OFF :	Sleen C		Yes			
Register							I, Idle Mode				Yes			
Availability							Idle Mode (Yes			
Í					Partial	Mode ON	, Idle Mode	ON, S	Sleep O	UT	Yes			
							Sleep IN				Yes			
Default						S	Status ON Sequence W Reset W Reset	ce	Para (No C	meter1 02 Change				





8.4.8 Pump ratio control (F7h)

F7h							Pump ra	tio contro	ol					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0		1	1	1	F7h
1 st Parameter	1	1	1	XX	0	0	Ratio	o[1:0]	0		0	0	0	20
Description	1 st par	ametei	· : ratio		00 01 10	r	eserved eserved DDVDH=2xV0 eserved							
Restriction	EXTC s	should b	pe high t	o enable	this con	nmand	Status			Ava	ilability			
					Normal	Mode O	N, Idle Mode	OFF SIe	en OUT		Yes			
Register							N, Idle Mode				Yes			
Availability							N, Idle Mode				Yes			
,					Partial	Mode O	N, Idle Mode	ON, Slee	ep OUT	,	Yes			
							Sleep IN			,	Yes			
Default							Status or ON Sequer SW Reset HW Reset	Р	efault Val Parameter 20 20 20					






9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)












9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 320, Scrolling Mode is undefined.






9.2.3. Vertical Scroll Example

9.2.4. Case1: TFA+VSA+BFA < 320

This setting is prohibited, unless unexpected picture will be shown.

9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.











When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0




When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1








9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



D5	D6	D7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Phy	sical Page Pointer		
0	0	1	Direct to Physical Column F	Pointer	Direct to (319	9-Physical Page Pointer)		
0	1	0	Direct to (239-Physical Col	umn Pointer)	Direct to Phy	sical Page Pointer		
0	1	1	Direct to (239-Physical Col	umn Pointer)	Direct to (319	9-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	inter	Direct to Phy	sical Column Pointer		
1	0	1	Direct to (319-Physical Pag	je Pointer)	Direct to Phy	sical Column Pointer		
1	1	0	Direct to Physical Page Poi	inter	er Direct to (239-Physical (
1	1	1	Direct to (319-Physical Pag	je Pointer)	Direct to (239	9-Physical Column Pointer)		
		Cor	ndition	Column	Counter	Page counter		
Whe	n RAMW	R/RAMF	RD command is accepted	Return to "Sta	art column"	Return to "Start Page"		
	Comple	ete Pixel	Read/Write action	Increment by	1	No change		
The (Column v	/alues is	large than "End Column"	Return to "Sta	art column"	Increment by 1		
The	e Page c	ounter is	large than "End Page"	Return to "Sta	art column"	Return to "Start Page"		





Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is

D17	' D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data	MADCTR Parameter			Image in the Memory	Image in the Driver (Frame Memory)					
Direction	MV	MX	MY	(MPU)	image in the Drivet (Frame Memory)					
Normal	0	0	0	B	Counter(0,0)					
Y-Mirror	0	0	1	B	Counter(0,0)					
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)					
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0) E Counter(0,0)					
X-Y Exchange	1	0	0	B	Memor(0,0) B Counter(0,0) E E					
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0) E					
XY Exchange X-Mirror	1	1	0	B	Memory(0,0) B Counter(0,0)					
XY Exchange XY-Mirror	1	1	1	B	Memory(0,0) E Counter(0,0)					






10. Tearing Effect Output

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 320 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line - see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.





10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
t_{vdl}	Vertical timing low duration				ms	
t_{vdh}	Vertical timing high duration	1000			us	
t _{hdl}	Horizontal timing low duration				us	
t _{hdh}	Horizontal timing high duration		1	500	us	

Note:

- 1. The timings in Table as above apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.






11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:








11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.





12. Power ON/OFF Sequence

VDDI and VCI can be applied in any order.

VCI and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and VDDI must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, VDDI or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode


Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and VDDI have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9341V will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" actives.





13. Power Level Definition

13.1. Power Levels

7 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out.
 - In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.
 - In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.
 - In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.
 - In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.
 - In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.
- 6. Power Off Mode.


In this mode, both VCI and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands.





13.2. Power Flow Chart




- Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.






Power On /Off Sequence.

Power ON Sequence




Power Off Sequence ₽






Display On Sequence Setting.




Display OFF Sequence Setting.








LCD Sleep Mode In/Out.







13.3. LCM Voltage Generation







14. Gamma Curves Selection

ILI9341V provide one gamma curve Gamma2.2. The gamma curve can be selected by the GC1 settings.

14.1. Gamma Default Values (for NW type LC)

	, (101)		ypc L	-,
Doto	VCOM =		Voltage VCOM =	- Lliab
Data	Gamma	2.2	Gamma	High 2.2
0	VOP	4.084	VON	0.277
1	V1P	4.004	V1N	0.277
2	V1P V2P	3.843	V1N V2N	0.340
3	V2F V3P	3.681	V2N V3N	0.629
4	V3F V4P	3.518	V4N	0.029
5	V5P	3.445	V5N	0.924
6	V6P	3.371	V6N	1.071
7	V7P	3.285	V7N	1.157
8	V8P	3.199	V8N	1.242
9	V9P	3.128	V9N	1.314
10	V10P	3.056	V10N	1.385
11	V101	2.985	V11N	1.456
12	V11P	2.928	V11N	1.513
13	V121	2.871	V12N	1.570
14	V14P	2.802	V14N	1.619
15	V15P	2.733	V15N	1.668
16	V16P	2.674	V16N	1.710
17	V101 V17P	2.615	V17N	1.753
18	V171	2.557	V18N	1.795
19	V19P	2.508	V19N	1.830
20	V20P	2.458	V20N	1.865
21	V21P	2.425	V21N	1.899
22	V211	2.391	V21N	1.932
23	V23P	2.357	V23N	1.966
24	V24P	2.323	V24N	2.000
25	V25P	2.289	V25N	2.034
26	V26P	2.256	V26N	2.068
27	V27P	2.222	V27N	2.102
28	V28P	2.193	V28N	2.129
29	V29P	2.165	V29N	2.155
30	V30P	2.136	V30N	2.182
31	V31P	2.108	V31N	2.208
32	V32P	2.080	V32N	2.235
33	V33P	2.051	V33N	2.262
34	V34P	2.023	V34N	2.288
35	V35P	1.994	V35N	2.315
36	V36P	1.966	V36N	2.342
37	V37P	1.942	V37N	2.368
38	V38P	1.917	V38N	2.395
39	V39P	1.893	V39N	2.421
40	V40P	1.869	V40N	2.448
41	V41P	1.845	V41N	2.475
42	V42P	1.820	V42N	2.501
43	V43P	1.796	V43N	2.528
44	V44P	1.776	V44N	2.549
45	V45P	1.755	V45N	2.571
46	V46P	1.730	V46N	2.597
47	V47P	1.706	V47N	2.623
48	V48P	1.681	V48N	2.649
49	V49P	1.653	V49N	2.679
50	V50P	1.624	V50N	2.710
51	V51P	1.598	V51N	2.735
52	V52P	1.573	V52N	2.761
53	V53P	1.541	V53N	2.793
54	V54P	1.508	V54N	2.825
55	V55P	1.476	V55N	2.857
56	V56P	1.438	V56N	2.895
57	V57P	1.400	V57N	2.933
58	V58P	1.359	V58N	2.982
59	V59P	1.319	V59N	3.031
60	V60P	1.246	V60N	3.109
61	V61P	1.173	V61N	3.186
62	V62P	1.070	V62N	3.289
63	V63P	0.279	V63N	4.083






14.2. Gamma Curves

14.2.1. Gamma Curve 1 (GC1), applies the function y=x^{2.2}










14.3. Gamma Curves

14.3.1. Grayscale Voltage Generation







14.3.2. Positive Gamma Correction

Gamma	Value "X"	Formula
Level VP0	in Formula	
VP0 VP1	VP0[3:0] VP1[5:0]	(VREG1-VGS)*(130R-X*R)/130R (VREG1-VGS)*(130R-X*R)/130R
VP2	VP2[5:0]	(VREG1-VGS)*(130R-X*R)/130R
VP3	<u> </u>	(VP2-VP4)*35R/(35R*2)+VP4
VP4	VP4[3:0]	(VP2-VP20)*(47R-X*R-7R)/47R+VP20
VP5	_	(VP4-VP6)*35R/(35R*2)+VP6
VP6	VP6[4:0]	(VP2-VP20)*(47R-X*R-2R)/47R+VP20
VP7		(VP6-VP13)*(12R+10R*3+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP8 VP9		(VP6-VP13)*(10R*3+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP10		(VP6-VP13)*(10R*2+8R*2)/(12R*2+10R*3+8R*2)+VP13 (VP6-VP13)*(10R+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP11	_	(VP6-VP13)*(8R*2)/(12R*2+10R*3+8R*2)+VP13
VP12	_	(VP6-VP13)*8R/(12R*2+10R*3+8R*2)+VP13
VP13	VP13[3:0]	(VP2-VP20)*(47R-X*R-30R)/47R+VP20
VP14	_	(VP13-VP20)*(14R+12R*3+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP15	_	(VP13-VP20)*(12R*3+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP16	_	(VP13-VP20)*(12R*2+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP17		(VP13-VP20)*(12R+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP18		(VP13-VP20)*(10R*2)/(14R*2+12R*3+10R*2)+VP20
VP19	_	(VP13-VP20)*10R/(14R*2+12R*3+10R*2)+VP20
VP20	VP20[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R >=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VP21	_	(VP20-VP27)*(12R*6)/(12R*7)+VP27
VP22	_	(VP20-VP27)*(12R*5)/(12R*7)+VP27
VP23	_	(VP20-VP27)*(12R*4)/(12R*7)+VP27
VP24	_	(VP20-VP27)*(12R*3)/(12R*7)+VP27
VP25	_	(VP20-VP27)*(12R*2)/(12R*7)+VP27
VP26	_	(VP20-VP27)*12R/(12R*7)+VP27
VP27	VP27[3:0]	(VP20-VP43)*(39R-X*R-7R)/39R+VP43
VP28		(VP27-VP36)*(8R*8)/(8R*9)+VP36
VP29		(VP27-VP36)*(8R*7)/(8R*9)+VP36
VP30		(VP27-VP36)*(8R*6)/(8R*9)+VP36
VP31 VP32		(VP27-VP36)*(8R*5)/(8R*9)+VP36
VP33		(VP27-VP36)*(8R*4)/(8R*9)+VP36 (VP27-VP36)*(8R*3)/(8R*9)+VP36
VP34	_	(VP27-VP36)*(8R*2)/(8R*9)+VP36
VP35	_	(VP27-VP36)*8R/(8R*9)+VP36
VP36	VP36[3:0]	(VP20-VP43)*(39R-X*R-23R)/39R+VP43
VP37	_	(VP36-VP43)*(12R*6)/(12R*7)+VP43
VP38	_	(VP36-VP43)*(12R*5)/(12R*7)+VP43
VP39	_	(VP36-VP43)*(12R*4)/(12R*7)+VP43
VP40		(VP36-VP43)*(12R*3)/(12R*7)+VP43
VP41		(VP36-VP43)*(12R*2)/(12R*7)+VP43
VP42		(VP36-VP43)*12R/(12R*7)+VP43
VP43	VP43[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R >=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VP44	_	(VP43-VP50)*(14R*2+12R*3+10R)/(14R*2+12R*3+10R*2)+VP50
VP45	_	(VP43-VP50)*(14R*2+12R*3)/(14R*2+12R*3+10R*2)+VP50
VP46	_	(VP43-VP50)*(14R*2+12R*2)/(14R*2+12R*3+10R*2)+VP50
VP47		(VP43-VP50)*(14R*2+12R)/(14R*2+12R*3+10R*2)+VP50
VP48		(VP43-VP50)*(14R*2)/(14R*2+12R*3+10R*2)+VP50
VP49		(VP43-VP50)*14R/(14R*2+12R*3+10R*2)+VP50
VP50	VP50[3:0]	(VP43-VP61)*(47R-X*R-7R)/47R+VP61
VP51		(VP50-VP57)*(12R*2+10R*3+8R)/(12R*2+10R*3+8R*2)+VP57
VP52		(VP50-VP57)*(12R*2+10R*3)/(12R*2+10R*3+8R*2)+VP57
VP53 VP54		(VP50-VP57)*(12R*2+10R*2)/(12R*2+10R*3+8R*2)+VP57
VP55		(VP50-VP57)*(12R*2+10R)/(12R*2+10R*3+8R*2)+VP57 (VP50-VP57)*(12R*2)/(12R*2+10R*3+8R*2)+VP57
VP56	_	(VP50-VP57) (12R 2) (12R 2+10R 3+6R 2)+VP57 (VP50-VP57)*12R/(12R*2+10R*3+8R*2)+VP57
VP57	VP57[4:0]	(VP43-VP61)*(47R-X*R-16R)/47R+VP61
VP58	—	(VP57-VP59)*35R/(35R*2)+VP59
VP59	VP59[3:0]	(VP43-VP61)*(47R-X*R-26R)/47R+VP61
VP60		(VP59-VP61)*35R/(35R*2)+VP61
VP61	VP61[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VP62 VP63	VP62[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VEOS	VP63[3:0]	(VREG1-VGS)*(23R-X*R)/130R





14.3.3. Negative Gamma Correction

Gamma Level	Value "X" in Formula	Formula		
VN63	VN63[3:0]	(VREG1-VGS)*(130R-X*R)/130R		
VN62	VN62[5:0]	(VREG1-VGS)*(130R-X*R)/130R		
VN61	VN61[5:0]	(VREG1-VGS)*(130R-X*R)/130R		
VN60	_	(VN61-VN59)*35R/(35R*2)+VN59		
VN59	VN59[3:0]	(VN61-VN43)*(47R-X*R-7R)/47R+VN43		
VN58	_	(VN59-VN57)*35R/(35R*2)+VN57		
VN57	VN57[4:0]	(VN61-VN43)*(47R-X*R-2R)/47R+VN43		
VN56	_	(VN57-VN50)*(12R+10R*3+8R*2)/(12R*2+10R*3+8R*2)+VN50		
VN55	_	(VN57-VN50)*(10R*3+8R*2)/(12R*2+10R*3+8R*2)+VN50		
VN54	_	(VN57-VN50)*(10R*2+8R*2)/(12R*2+10R*3+8R*2)+VN50		
VN53 VN52		(VN57-VN50)*(10R+8R*2)/(12R*2+10R*3+8R*2)+VN50		
VN51	_	(VN57-VN50)*(8R*2)/(12R*2+10R*3+8R*2)+VN50 (VN57-VN50)*8R/(12R*2+10R*3+8R*2)+VN50		
VN50	VN50[3:0]	(VN61-VN43)*(47R-X*R-30R)/47R+VN43		
VN49	- V1430[3.0]	(VN50-VN43)*(14R+12R*3+10R*2)/(14R*2+12R*3+10R*2)+VN43		
VN48	_	(VN50-VN43)*(12R*3+10R*2)/(14R*2+12R*3+10R*2)+VN43		
VN47	_	(VN50-VN43)*(12R*2+10R*2)/(14R*2+12R*3+10R*2)+VN43		
VN46	_	(VN50-VN43)*(12R+10R*2)/(14R*2+12R*3+10R*2)+VN43		
VN45	_	(VN50-VN43)*(10R*2)/(14R*2+12R*3+10R*2)+VN43		
VN44	_	(VN50-VN43)*10R/(14R*2+12R*3+10R*2)+VN43		
VN43	VN43[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R		
	V1443[0.0]	>=64 (VREG1-VGS)*(130R-X*R-1R)/130R		
VN42	_	(VN43-VN36)*(12R*6)/(12R*7)+VN36		
VN41	_	(VN43-VN36)*(12R*5)/(12R*7)+VN36		
VN40	_	(VN43-VN36)*(12R*4)/(12R*7)+VN36		
VN39	_	(VN43-VN36)*(12R*3)/(12R*7)+VN36		
VN38	<u> </u>	(VN43-VN36)*(12R*2)/(12R*7)+VN36		
VN37		(VN43-VN36)*12R/(12R*7)+VN36		
VN36	VN36[3:0]	(VN43-VN20)*(39R-X*R-7R)/39R+VN20		
VN35 VN34	<u> </u>	(VN36-VN27)*(8R*8)/(8R*9)+VN27		
VN33		(VN36-VN27)*(8R*7)/(8R*9)+VN27		
VN32		(VN36-VN27)*(8R*6)/(8R*9)+VN27 (VN36-VN27)*(8R*5)/(8R*9)+VN27		
VN31	_	(VN36-VN27)*(8R*4)/(8R*9)+VN27		
VN30	_	(VN36-VN27)*(8R*3)/(8R*9)+VN27		
VN29	_	(VN36-VN27)*(8R*2)/(8R*9)+VN27		
VN28	_	(VN36-VN27)*8R/(8R*9)+VN27		
VN27	VN27[3:0]	(VN43-VN20)*(39R-X*R-23R)/39R+VN20		
VN26	_	(VN27-VN20)*(12R*6)/(12R*7)+VN20		
VN25		(VN27-VN20)*(12R*5)/(12R*7)+VN20		
VN24		(VN27-VN20)*(12R*4)/(12R*7)+VN20		
VN23	_	(VN27-VN20)*(12R*3)/(12R*7)+VN20		
VN22	_	(VN27-VN20)*(12R*2)/(12R*7)+VN20		
VN21		(VN27-VN20)*12R/(12R*7)+VN20		
VN20	VN20[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R >=64 (VREG1-VGS)*(130R-X*R-1R)/130R		
VN19	_	>=64 (VREG1-VGS)*(130R-X*R-1R)/130R (VN20-VN13)*(14R*2+12R*3+10R)/(14R*2+12R*3+10R*2)+VN13		
VN18	_	(VN20-VN13)*(14R*2+12R*3+10R);(14R*2+12R*3+10R*2)+VN13		
VN17	_	(VN20-VN13)*(14R*2+12R*2)/(14R*2+12R*3+10R*2)+VN13		
VN16	_	(VN20-VN13)*(14R*2+12R)/(14R*2+12R*3+10R*2)+VN13		
VN15	_	(VN20-VN13)*(14R*2)/(14R*2+12R*3+10R*2)+VN13		
VN14	_	(VN20-VN13)*14R/(14R*2+12R*3+10R*2)+VN13		
VN13	VN13[3:0]	(VN20-VN2)*(47R-X*R-7R)/47R+VN2		
VN12		(VN13-VN6)*(12R*2+10R*3+8R)/(12R*2+10R*3+8R*2)+VN6		
VN11		(VN13-VN6)*(12R*2+10R*3)/(12R*2+10R*3+8R*2)+VN6		
VN10	_	(VN13-VN6)*(12R*2+10R*2)/(12R*2+10R*3+8R*2)+VN6		
VN9	_	(VN13-VN6)*(12R*2+10R)/(12R*2+10R*3+8R*2)+VN6		
VN8	<u> </u>	(VN13-VN6)*(12R*2)/(12R*2+10R*3+8R*2)+VN6		
VN7	-	(VN13-VN6)*12R/(12R*2+10R*3+8R*2)+VN6		
VN6	VN6[4:0]	(VN20-VN2)*(47R-X*R-16R)/47R+VN2		
VN5 VN4		(VN6-VN4)*35R/(35R*2)+VN4		
VN3	VN4[3:0] —	(VN20-VN2)*(47R-X*R-26R)/47R+VN2 (VN4-VN2)*35R/(35R*2)+VN2		
VN2	VN2[5:0]	(VN44-VN2) 33R((33R-2)+VN2 (VREG1-VGS)*(65R-X*R)/130R		
VN1	VN1[5:0]	(VREG1-VGS)*(65R-X*R)/130R		
VN0	VN0[3:0]	(VREG1-VGS)*(23R-X*R)/130R		
		, (







15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Repair data	No Change
Sleep	In	In	In
Display Mode	Normal	Normal	Normal
Display	Off	Off	Off
ldle	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	00EF h	00EF h	If MADCTL's B5=0:00EF h If MADCTL's B5=1:013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	013F h	013F h	If MADCTL's B5 = 0:013F h If MADCTL's B5=1:00EF h
Gamma Setting	GC1	GC1	GC1
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	013F h	013F h	013F h
Memory Data Access Control	00 h	00 h	No Change
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	No Change
RDDCOLMOD	06 h	06 h	06 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





15.2. Output Pins, I/O Pins

After Power O		After Hardware Reset	After Software Reset
TE line	Low	Low	Low
D[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.


15.3. Input Pins

	During Power ON Process			After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid





15.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration 10			uS
	ADT Decet concel			5 (note 1,5)	mS
	tRT	Reset cancel		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action		
Shorter than 5us	Reset Rejected		
Longer than 10us	Reset		
Between 5us and 10us	Reset starts		

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:




- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.





16. Configuration of Power Supply Circuit



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.






The Following tables shows specifications of external elements connected to the ILI9341V's power supply circuit.

Items Recommended Specification		Pin connection
Oit.	6.3V	AVDD, VCL, C11P/M,C12P/M,Vcore,VCI(option)
Capacity 1 µF (B characteristics)	10V	C21P/M,C22P/M
	25V	VGL, VGH





17. NV Memory Programming Flow







18. Electrical Characteristics

18.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9341V is used out of the absolute maximum ratings, ILI9341V may be permanently damaged. To use ILI9341V within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9341V will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.0
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	$^{\circ}\!\mathbb{C}$	-40 ~ +85
Storage temperature	Tstg	$^{\circ}\!\mathbb{C}$	-55 ~ + 110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.





18.2 DC Characteristics

18.2.1 General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
Power and Operation V					- J -		
Analog Operating		/	Operation walters	0.5	2.0	2.2	Noteo
Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2
Voltage	V 00.		"O dappiy voltago	1.00		0.0	110102
Digital Operating	VCORE	V	Digital supply voltage	-	1.5	-	Note2
voltage Gate Driver High							
Voltage	VGH	V	-	12.0	-	21.0	Note3
Gate Driver Low	VGL	V		10.5		7.0	Noto2
Voltage	VGL		<u>-</u>	-12.5	-	-7.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	-	-	32	Note3
Input and Output	1					_	
Logic High Level Input	VIH	V	-	0.7*VDDI	_	VDDI	Note1,2,3
Voltage		_					,,,,,,
Logic Low Level Input Voltage	VIL	V	-	VSS	-	0.3*VDDI	Note1,2,3
Logic High Level							
Output Voltage	VOH	V	IOL=-1.0mA	0.8*VDDI	-	VDDI	Note1,2,3
Logic Low Level	VOL	V	IOL=1.0mA	VSS	_	0.2*VDDI	Note1,2,3
Output Voltage	VOL	V	IOL=1.0IIIA	VSS	-	0.2 VDDI	Note 1,2,3
Logic High Level Input	IIH	uA	-	_	_	1	Note1,2,3
Current		u, t					110101,2,0
Logic Low Level input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage							
Current	ILEA	uA	VIN=VDDI or VSS	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM High Voltage	VCOMH	V	Ccom=12nF	2.5	-	5.0	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3
VCOM Amplitude	VCOMA	V	VCOMH-VCOML	4.0	_	5.5	Note3
Voltage	VOOIVIA	V	VOOMIT-VOOME	4.0		0.0	Notes
Source Driver	1						T
Source Output Range	Vsout	V	-	0.1	-	AVDD-0.1	Note4
Gamma Reference	GVDD	V	-	3.0	-	5.0	Note3
Voltage Output Deviation			Sout>=4.5V				
Voltage (Source	Vdev	mV	Sout<=0.5V	-	-	120	Note4
Output channel)	7407		4.5V>Sout>0.5V	_	-	50	-
Output Offset Voltage	VOFSET	mV	-	-	-	35	Note7
Booster Operation	•					•	•
1 st Booster (VCIx2)	۸۷/۵۵	V		4.95		5.5	Noto2
Voltage	AVDD	V	-	(Note 5)	-	(Note 6)	Note3
Liner Range	Vliner	V	-	0.2	-	AVDD-0.2	
Current consumption du	iring sleep	mode		, · · · · · · · · · · · · · · · · · · ·		1	T
Sleep mode current	I _{STB}	μA	VCI=VDDI=2.8V	_	_	50	_
5.50p modo odnom	1918	,~··	T=25°C				

Note 1: VDDI=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage) \mathcal{C} .

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: VCI=2.6V Note6: VCI=3.3V


Note7: The Max. Value is between with Note 4 measure point and Gamma setting value






18.3 AC Characteristics

18.3.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCV tast		Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D147 01	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For manyimay man OL -20m F
D[15:0],	trat	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
D[8:0], D[7:0]	tratfm	Read access time	ı	340	ns	For minimum CL=opF
ره. ۱ ال	trod	Read output disable time	20	80	ns	

Note: $Ta = -30 \text{ to } 70 \,^{\circ}\text{C}$, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.


Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.




18.3.2 Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- system)




Signal	Symbo I	Parameter	min	max	Unit	Description
DOV	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1],	tdst	Write data setup time	10	-	ns	
	tdht	Write data hold time	10	-	ns	For movimum CL =20nF
	trat	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
D[17:10], D[17:9]	tratfm	Read access time	ı	340	ns	For minimum CL-ope
[פ. זו]ט	trod	Read output disable time	20	80	ns	

Note: $Ta = -30 \text{ to } 70 \,^{\circ}\text{C}$, VDDI = 1.65 V to 3.3 V, VCI = 2.5 V to 3.3 V, VSS = 0 V.






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.






18.3.3 Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
(Input) tsdh [Data hold time (Write)	30	-	ns	
SDA / SDO	tacc Access time (Read)		10	-	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
CSX	tscc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	00V 00L Time	60	-	ns	
	tcsh	CSX-SCL Time	65	-	ns	


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.4 Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	40	-	ns	
	tcsh	Chip select hold time (Read)	40	-	ns	
	twc	Serial clock cycle (Write)	100	-	ns	
	twrh	SCL "H" pulse width (Write)	40	-	ns	
001	twrl	SCL "L" pulse width (Write)	40	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	60	-	ns	
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/CV	tas	D/CX setup time	10	-		
D/CX	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI tds		Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read) 10 - ns For max		For maximum CL=30pF		
(Output)	tod	Output disable time (Read)		50	ns	For minimum CL=8pF


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	max	Unit	Description	
VSYNC /	tsyncs	VSYNC/HSYNC setup time 15		-	ns	
HSYNC	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	18/16-bit bus RGB
D[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period DOTCLK cycle time		-	ns	
DOTCLK	t _{CYCD}			-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
$\begin{array}{c c} \text{VSYNC} & & t_{\text{SYNCS}} \\ \text{HSYNC} & & t_{\text{SYNCH}} \end{array}$		VSYNC/HSYNC setup time	15	-	ns	
		VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB
	t _{PDH}	Data hold time	15	-	ns	interface mode
DOTCLK	PWDH	DOTCLK high-level pulse period	15	-	ns	
	PWDL	DOTCLK low-level pulse period	15	-	ns	
	t _{CYCD}	DOTCLK cycle time	50	-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V







19 Revision History

Version No.	Date	Page	Description
V100	2013/04/23	All	New Created.