

Open Neuro Interface Specification

Version 0.2

Jonathan P. Newman, Wilson Lab, MIT

October 28, 2019

Abstract

This document specifies requirements for implementing an Open Neuro Interface (ONI) acquisition system in hardware and software. This specification entails two basic elements: (1) Communication protocols between acquisition firmware and host software and (2) an application programming interface (API) for utilizing this communication protocol. This document is incomplete and we gratefully welcome criticisms and amendments.

Contents

Intentions and capabilities	2
FPGA/Host PC communication	3
Signal channel (8-bit, asynchronous, read only)	3
Configuration channel (32-bit, synchronous, read and write)	3
Data read channel (32-bit, asynchronous, read-only)	5
Data write channel (32-bit, asynchronous, write-only)	5
Device Driver Specification	6
Required API Types and Behavior	7
Context	7
Device	7
Frame	8
liboe PCIe: An Open Ephys ++ API Implementation	9
Scope and External Dependencies	9
License	9
Types	9
oe_create_ctx	12
oe_init_ctx	13
oe_destroy_ctx	13
oe_get_opt	14
oe_set_opt	16
oe_read_reg	19
oe_write_reg	19
oe_read_frame	20
oe_destroy_frame	20
oe_write	21
oe_version	21
oe_error_st	22
oe_device_str	22
Example Headstage Serialization Protocol	23

40 Intentions and capabilities

- 41 • Potential for low latency round trip times (sub millisecond)
- 42 • Potential for high bandwidth communication (> 1000 neural data channels)
- 43 • Bidirectional communication
- 44 • Acquisition and control of arbitrary of hardware components using a single communication medium
 - 45 – Support generic mixes of hardware elements from multiple, asynchronous pieces of hardware
 - 46 – Generic hardware configuration
 - 47 – Generic data input streams
 - 48 – Generic data output streams
- 49 • Support multiple acquisition systems on one computer
- 50 • Cross platform
- 51 • Low level: aimed at the creation of firmware, APIs, language bindings and application-specific libraries

52 FPGA/Host PC communication

53 Communication between the acquisition board firmware and API shall occur at least four communication channels:

- 54 1. Signal: Read-only, short-message, asynchronous hardware events. Only one signal channel is permitted.
- 55 2. Configuration: Bidirectional, register-based, synchronous configuration setting and getting. Only one configuration channel is permitted.
- 56 3. Input: Read-only, asynchronous, high-bandwidth firmware to host streaming. More than one input channel is permitted.
- 57 4. Output: Write-only, asynchronous, high-bandwidth host to firmware streaming. More than one output channel is permitted.

60 Required characteristics of these channels are described in the following paragraphs.

62 Signal channel (8-bit, asynchronous, read only)

63 The *signal* channel provides a way for the FPGA firmware to inform host of configuration results, which may be provided with a significant delay. Additionally, it allows the host to read the device map supported by the FPGA firmware. The behavior of the signal channel is equivalent to a read-only, blocking UNIX named pipe. Signal data is framed into packets using Consistent Overhead Byte Stuffing (COBS). Within this scheme, packets are delimited using 0's and always have the following format:

68 ... | PACKET_FLAG data | ...

69 where PACKET_FLAG is 32-bit unsigned integer with a single unique bit setting, | represents a packet delimiter, and ... represents other packets. This stream can be read and ignored until a desired packet is received. Reading this stream shall block if no data is available, which allows asynchronous configuration acknowledgment. Valid PACKET_FLAGS are:

```
enum signal {
    NULLSIG      = (1u << 0), // Null signal, ignored by host
    CONFIGWACK   = (1u << 1), // Configuration write-acknowledgment
    CONFIGWNACK  = (1u << 2), // Configuration no-write-acknowledgment
    CONFIGRACK   = (1u << 3), // Configuration read-acknowledgment
    CONFIGRNACK  = (1u << 4), // Configuration no-read-acknowledgment
    DEVICESMAPACK = (1u << 5), // Device map start acknowledgment
    DEVICEINST    = (1u << 6), // Device map instance
};
```

73 Following a hardware reset, the signal channel is used to provide the device map to the host using the following packet sequence:

75 ... | DEVICESMAPACK, uint32_t num_devices | DEVICEINST device dev_0
76 | DEVICEINST device dev_1 | ... | DEVICEINST device dev_n | ...

77 Following a device register read or write (see [configuration channel](#)), ACK or NACK signals are pushed onto the signal stream by the firmware. For instance, on a successful register read:

79 ... | CONFIGRACK, uint32_t register value | ...

80 Configuration channel (32-bit, synchronous, read and write)

81 The *configuration* channel supports seeking to, reading, and writing a set of configuration registers. Its behavior is equivalent to that of a normal UNIX file. There are two classes of registers handled by the configuration channel: the first set of registers encapsulates a generic device register programming interface. The remaining registers are for global context control and configuration and provide access to acquisition parameters and state control. SEEK locations of each configuration register, relative to the start of the stream, should be hard-coded into the API implementation file and used in the background to manipulate register state.

87 Device register programming interface

88 The device programming interface is composed of the following configuration channel registers:

- 89 • `uint32_t config_device_idx`: Device index register. Specify a device endpoint as enumerated in the device
90 map by the firmware (e.g. an Intan chip, or a IMU chip) and to which communication will be directed using
91 `config_reg_addr` and `config_reg_value`, as described below.
- 92 • `uint32_t config_reg_addr`: The register address of configuration to be written
- 93 • `uint32_t config_reg_value`: configuration value to be written to or read from and that corresponds to
94 `config_reg_addr` on device `config_device_id`
- 95 • `uint32_t config_rw`: A flag indicating if a read or write should be performed. 0 indicates read operation.
96 A value > 0 indicates write operation.
- 97 • `uint32_t config_trig`: Set > 0 to trigger either register read or write operation depending on the state of
98 `config_rw`. If `config_rw` is 0, a read is performed. In this case `config_reg_value` is updated with value
99 stored at `config_reg_addr` on device at `config_device_id`. If `config_rw` is 1, `config_reg_value` is written
100 to register at `config_reg_addr` on device `config_device_id`. The `config_trig` register is always be set low
101 by the firmware following transmission even if it is not successful or does not make sense given the address
102 register values.

103 Appropriate values of `config_reg_addr` and `config_reg_value` are determined by:

- 104 • Looking at a device's data sheet if the device is an integrated circuit
- 105 • Examining the open ephys++ devices header file (`oedevices.h`) which contains off register addresses and
106 descriptions for devices officially supported by this project.

107 When a host requests a device register *read*, the following following actions take place:

- 108 1. The value of `config_trig` is checked.
 - 109 • If it is 0x00, the function call proceeds.
 - 110 • Else, the function call returns with an error specifying a retrigger.
- 111 2. `dev_idx` is copied to the `config_device_id` register on the host FPGA.
- 112 3. `addr` is copied to the `config_reg_addr` register on the host FPGA.
- 113 4. The `config_rw` register on the host FPGA is set to 0x00.
- 114 5. The `config_read_trig` register on the host FPGA is set to 0x01, triggering configuration transmission by
115 the firmware.
- 116 6. (Firmware) A configuration read is performed by the firmware.
- 117 7. (Firmware) `config_trig` is set to 0x00 by the firmware.
- 118 8. (Firmware) `CONFIGRACK` is pushed onto the signal stream by the firmware.
- 119 9. The signal stream is pumped until either `CONFIGRACK` or `CONFIGRNACK` is received indicating that the host
120 FPGA has either:
 - 121 • Completed reading the specified device register and copied its value to the `config_reg_value` register.
 - 122 • Failed to read the register in which case the value of `config_reg_value` contains garbage.

123 When a host requests a device register *write*, the following following actions take place:

- 124 1. The value of `config_trig` is checked.
 - 125 • If it is 0x00, the function call proceeds.
 - 126 • Else, the function call returns with an error specifying a retrigger.
- 127 2. `dev_idx` is copied to the `config_device_id` register on the host FPGA.
- 128 3. `addr` is copied to the `config_reg_addr` register on the host FPGA.
- 129 4. `value` is copied to the `config_reg_value` register on the host FPGA.
- 130 5. The `config_rw` register on the host FPGA is set to 0x01.
- 131 6. The `config_trig` register on the host FPGA is set to 0x01, triggering configuration transmission by the
132 firmware.
- 133 7. (Firmware) A configuration write is performed by the firmware.
- 134 8. (Firmware) `config_trig` is set to 0x00 by the firmware.
- 135 9. (Firmware) `CONFIGWACK` is pushed onto the signal stream by the firmware.

136 10. The signal stream is pumped until either CONFIGWACK or CONFIGwNACK is received indicating that the host
137 FPGA has either:
138 • Successfully completed writing the specified device register
139 • Failed to write the register

140 Following successful or unsuccessful device register read or write, the appropriate ACK or NACK packets *must* be
141 passed to the **signal channel**. If they are not, the register read and write calls will block indefinitely.

142 Global acquisition registers

143 The following global acquisition registers provide information about, and control over, the entire acquisition system:

- 144 • **uint32_t running**: set to > 0 to run the system clock and produce data. Set to 0 to stop the system clock
145 and therefore stop data flow. Results in no other configuration changes.
- 146 • **uint32_t reset**: set to > 0 to trigger a hardware reset and send a fresh device map to the host and reset
147 hardware to its default state. Set to 0 by host firmware upon entering the reset state.
- 148 • **uint32_t sys_clock_hz**: A read-only register specifying the master (clock domain 0) hardware clock fre-
149 quency in Hz. The clock counter in the read **frame** header is incremented at this frequency.

150 Data read channel (32-bit, asynchronous, read-only)

151 The *data read* channel provides high bandwidth communication from the FPGA firmware to the host computer
152 using direct memory access (DMA). From the host's perspective, its behavior is equivalent to a read-only, blocking
153 UNIX named pipe with the exception that data can only be read on 32-bit, instead of 8-bit, boundaries. The
154 data input channel communicates with the host using **frames** with a read-header ("read-frames"). Read-frames are
155 pushed into the data input channel at a rate dictated by the FPGA firmware. It is incumbent on the host to read
156 this stream fast enough to prevent buffer overflow. At the time of this writing, a typical implementation will allocate
157 an input buffer that occupies a 512 MB segment of kernel RAM. Increased bandwidth demands will necessitate the
158 creation of a user-space buffer. This change shall have no effect on the API.

159 Data write channel (32-bit, asynchronous, write-only)

160 The *data write* channel provides high bandwidth communication from the host computer to the FPGA firmware
161 using DMA via calls. From the host's perspective, its behavior is equivalent to a write-only, blocking UNIX named
162 pipe with the exception that data can only be written on 32-bit, instead of 8-bit, boundaries. Its performance
163 characteristics are largely identical to the data input channel.

164 **Device Driver Specification**

165 TODO

Required API Types and Behavior

In the following sections we define required API datatypes and how they are used by the API to communicate with hardware. An implementation of this API, `liboe PCIe`, follows.

Context

A *context* shall hold all state required to manage single **FPGA/Host communication system**. This includes a device map (simple list of *devices*) being acquired from, data buffering elements, etc. API calls will typically take a context handle as the first argument and use it to reference required state information to enable communication and/or to mutate the context to reflect some function side effect (e.g. add device map information):

```
int api_function(context *ctx, ...);
```

Device

A *device* is defined as configurable piece of hardware with its own register address space (e.g. an integrated circuit) or something programmed within the firmware to emulate this (e.g. an electrical stimulation sub-circuit made to behave like a Master-8). Host interaction with a device is facilitated using a device description, which holds the following elements:

- **device_id**: Device ID number
- **slot**: The index of the physical interface that this device uses for host communication
- **clock_dom**: Device clock domain (0 is master, 1 or greater are slaves synchronized to master)
- **clock_hz**: Clock rate in Hz of clock converning **clock_dom**
- **read_size**: Device data read size per frame in bytes
- **num_reads**: Number of frames that must be read to construct a full sample (e.g., for row reads from camera)
- **write_size**: Device data write size per frame in bytes
- **num_writes**: Number of frames that must be written to construct a full output sample

An array of structures holding each of these entries forms a *device map*. A context is responsible for managing a single device map, which keep track of where to send and receive streaming data and configuration information during API calls. A detailed description of each of each value comprising a device instance is as follows:

1. **device_id**: Device identification number which is globally enumerated for the entire project
 - There is a single **enum** for the entire library which enumerates all possible devices that are controlled across **context** configurations. This enumeration will grow with the number of devices supported by the library.
 - e.g. A host board GPIO subcircuit is 0, Intan RHD2132 is 1, Intan RHD2164 is 2, etc.
 - Device IDs up to 9999 are reserved. Device ID 10000 and greater are free to use for custom hardware projects.
 - The use of device IDs less than 10000 not specified within this enumeration will result in **OE_EDEVID** errors.
 - Device numbers greater than 9999 are allowed for general purpose use and will not be verified by the API.
 - Incorporation into the official device enum (device IDs < 10000) can be achieved via pull-request to the ONI repository.
2. **slot**: The index of the physical interface that this device uses for host communication
 - e.g. the PCIe slot index
 - e.g. the USB port index
 - Typically, host hardware will be assigned an index in non-volatile memory or via dip switch configuration.
3. **clock_dom**: The clock domain that the device is synchronized to.
 - All devices exist in a single clock domain
 - There are one or more clock domains per **device_map**

4. `clock_hz`: The clock rate in Hz of the clock governing `clock_dom`
5. `read_size`: Number of bytes of data transmitted by this device during a single read.
 - 0 indicates that it does not send data.
6. `num_reads`: Number of reads required to construct a full device read sample (e.g., number of columns when `read_size` corresponds to a single row of pixels from a camera sensor)
7. `write_size`: Number of bytes accepted by the device during a single write
 - 0 indicates that it does not send data.
8. `num_writes`: Number of writes required to construct a full device output sample.

Frame

A *frame* is a flat byte array containing a single sample's worth of data for a set (one to all) of devices within a device map. Data within frames is arranged into three memory sectors as follows:

```
[32 byte header,           // 1. Header
 dev_0 idx, dev_1 idx, ... , dev_n idx,      // 2. Device map indices
 dev_0 data, dev_1 data, ... , dev_n data]   // 3. Data
```

Each frame memory sector is described below:

1. Header

- Each frame starts with a 32-byte header
- For reading (firmware to host) operations, the header contains
 - bytes 0-7: unsigned 64-bit integer holding system clock counter
 - bytes 8-9: unsigned 16-bit integer indicating number of devices that the frame contains data for
 - byte 10: 8-bit integer specifying frame error state. frame error. 0 = OK. 1 = data may be corrupt.
 - bytes 11-32: reserved
- For writing (host to firmware) operations, the header contains
 - bytes 0-32: reserved

2. Device map indices

- An array of unsigned 32-bit keys corresponding the device map captured by the host during context initialization
- The offset, size, and type information of the `__i__`th data block within the `data` section of each frame is determined by examining the `__i__`th member of the device map.

3. Data

- Raw data blocks from each device in the device map.
- The ordering of device-specific blocks is the same as the device index within the *device map index* portion of the frame
- The read/write size for each device-specific block is provided in the device map
- If timing information is passed in the data block, it should be specified how to interpret it (using plain text).

liboepcie: An Open Ephys ++ API Implementation

Scope and External Dependencies

liboepcie is a C library that implements the **Open Ephys++ API Specification**. It is written in C to facilitate cross platform and cross-language use. It is composed of two mutually exclusive file pairs:

1. oepecie.h and oepecie.c: main API implementation
2. oedevicet.h and oedevicet.c: officially supported device and register definitions. This file can be ignored for project that do not wish to conform to the official device specification.

liboepecie is a low level library used by high-level language binding and/or software plugin developers. It is not meant to be used by neuroscientists directly. The only external dependency aside from the C standard library is a hardware communication backend that fulfills the requirements of the **FPGA/Host Communication Specification**. An example of such a backend is **Xillybus**, which provides proprietary FPGA IP cores and free and open source device drivers to allow the communication channels to be implemented using the PCIe bus. From the API's perspective, hardware communication abstracted to IO system calls (**open**, **read**, **write**, etc.) on file descriptors. File descriptor semantics and behavior are identical to either normal files (configuration channel) or named pipes (signal, data input, and data output channels). Because of this, a drop in replacement for the Xillybus IP Core can be used without any API changes. The development of a free and open-source FPGA cores that emulate the functionality of Xillybus would be a major benefit to the systems neuroscience community.

Importantly, the low-level synchronization, resource allocation, and logic required to use the hardware communication backend is implicit to liboepecie API function calls. Orchestration of the communication backend *is not directly managed by the library user*.

License

MIT

Types

Integer types

- oe_size_t: Fixed width size integer type.
- oe_dev_id_t: Fixed width device identity integer type.
- oe_reg_addr_t: Fixed width device register address integer type.
- oe_reg_value_t: Fixed width device register value integer type.

oe_ctx

Context implementation. oe_ctx is an opaque handle to a context structure which contains hardware and device state information.

```
// oepecie.h
typedef struct oe_ctx_impl *oe_ctx;
```

Context details are hidden in implementation file (oepecie.c):

```
typedef struct stream_fid {
    char *path;
    int fid;
} stream_fid_t;

typedef struct oe_ctx_impl {
```

```

// Communication channels
stream_fid_t config;
stream_fid_t read;
stream_fid_t write;
stream_fid_t signal;

// Devices
oe_size_t num_dev;
oe_device_t* dev_map;

// Maximum frame sizes (bytes)
oe_size_t max_read_frame_size;
oe_size_t write_frame_size;

// Data buffer
uint8_t *buffer;
uint8_t *buff_read_pos;
uint8_t *buff_end_pos;

// Acquisition state
enum run_state {
    CTXNULL = 0,
    UNINITIALIZED,
    IDLE,
    RUNNING
} run_state;

} oe_ctx_impl_t;

```

Each context manages a single device map. Following a hardware reset, which is triggered either by a call to `oe_init_ctx` or to `oe_set_opt` using the `OE_RESET` option, the context `run_state` is set to `UNINITIALIZED` and the device map is pushed onto the signal stream by the FPGA as `COBS` encode packets. On the signal stream, the device map is organized as follows,

```

... | DEVICEMAPACK, uint32_t num_devices | DEVICEINST oe_device_t dev_0 | DEVICEINST oe_device_t
dev_1 | ... | DEVICEINST oe_device_t dev_n | ...

```

where `|` represents ‘0’ packet delimiters. During a call to `oe_init_ctx`, the device map is decoded from the signal stream. It can then be examined using calls to `oe_get_opt` using the `OE_DEVICEMAP` option. After the map is received, the context `run_state` becomes `IDLE`. A call to `oe_set_ctx` with the `OE_RUNNING` option can then be used to start acquisition by transitioning the context `run_state` to `RUNNING`.

oe_device_t

Device implementation. An `oe_device_t` describes one of potentially many pieces of hardware within a context. Examples include Intan chips, IMUs, optical stimulator’s, camera sensors, etc. Each valid device type has a unique ID which is enumerated in the auxiliary `oedevices.h` file or some use-specific header. A map of available devices is read from hardware and stored in the current context via a call to `oe_init_ctx`. This map can be examined via calls to `oe_get_opt`.

```

typedef struct {
    oe_dev_id_t id;           // Device ID number
    oe_size_t slot;          // Device slot
    oe_size_t clock_dom;     // Device clock domain
    oe_size_t clock_hz;      // Clock rate in Hz of clock_dom
    oe_size_t read_size;     // Device data read size per frame in bytes
    oe_size_t num_reads;     // Number of read frames to construct a full sample
    oe_size_t write_size;    // Device data write size per frame in bytes
}

```

```

    oe_size_t num_writes;    // Number of written frames comprising a full sample
} oe_device_t;

```

297 Officially supported device IDs and configuration register definitions are provided in oedevices.h as a set of enumer-
 298 ations. A portion of the official device ID enumeration is defined as follows:

```

typedef enum device_id {
    OE_IMMEDIATEIO = 0,
    OE_RHD2132,
    OE_RHD2164,
    OE_MPU9250,
    OE_ESTIM,
    ...
    OE_MAXDEVICEID = 9999
} oe_device_id_t

```

299 An example of a device register (for the OE_ESTIM device ID) enumeration is:

```

enum oe_estim_regs {
    OE_ESTIM_NULLPARM      = 0,    // No command
    OE_ESTIM_BIPHASIC      = 1,    // Biphasic pulse (0 = monophasic, 1 = biphasic;
    OE_ESTIM_CURRENT1      = 2,    // Phase 1 current, (0 to 255 = -1.5 mA to +1.5mA)
    OE_ESTIM_CURRENT2      = 3,    // Phase 2 voltage, (0 to 255 = -1.5 mA to +1.5mA)
    OE_ESTIM_PULSEDUR1     = 4,    // Phase 1 duration, 10 microsecond steps
    OE_ESTIM_IPI           = 5,    // Inter-phase interval, 10 microsecond steps
    OE_ESTIM_PULSEDUR2     = 6,    // Phase 2 duration, 10 microsecond steps
    OE_ESTIM_PULSEPERIOD   = 7,    // Inter-pulse interval, 10 microsecond steps
    OE_ESTIM_BURSTCOUNT   = 8,    // Burst duration, number of pulses in burst
    OE_ESTIM_IBI           = 9,    // Inter-burst interval, microseconds
    OE_ESTIM_TRAINCOUNT   = 10,   // Pulse train duration, number of bursts in train
    OE_ESTIM_TRAINDELAY     = 11,   // Pulse train delay, microseconds
    OE_ESTIM_TRIGGER       = 12,   // Trigger stimulation (1 = deliver)
    OE_ESTIM_POWERON       = 13,   // Control estim sub-circuit power (0 = off, 1 = on)
    OE_ESTIM_ENABLE        = 14,   // Control null switch (0 = stim output shorted to ground, 1 = enabled)
    OE_ESTIM_RESTCURR      = 15,   // Current between pulse phases, (0 to 255 = -1.5 mA to +1.5mA)
    OE_ESTIM_RESET         = 16,   // Reset all parameters to default
};

```

300 These registers may be familiar to those who have used a Master-8 or [pulse-pal](#) stimulus sequencer.

301 **oe_frame_t**

302 **Frame** implementation. Frames are produced by calls **oe_read_frame**. Frames are actually zero-copy **views** into an
 303 external, RAII-capable circular buffer (the **buffer** handle). When implementing language bindings, simply ignore
 304 this member's existence.

```

typedef struct oe_frame {
    // Header
    uint64_t clock;           // Base clock counter
    uint16_t num_dev;         // Number of devices in frame
    uint8_t corrupt;          // Is this frame corrupt?

    // Data
    oe_size_t *dev_idxs;      // Array of device indices in frame
    oe_size_t *dev_offs;      // Device data offsets within data block
    uint8_t *data;            // Multi-device raw data block
    oe_size_t data_sz;        // Size in bytes of data buffer

    // External buffer, don't touch

```

```

    oe_buffer buffer;          // Handle to external buffer

} oe_frame_t;

305 oe_opt_t

306 Context option enumeration. See the description of oe_set_opt and oe_get_opt for valid values.

307 oe_error_t

308 Error code enumeration.

typedef enum oe_error {
    OE_ESUCCESS           = 0, // Success
    OE_EPATHINVALID       = -1, // Invalid stream path, fail on open
    OE_EDEVID             = -2, // Invalid device ID on init or reg op
    OE_EDEVIDX            = -3, // Invalid device index
    OE_EWRITESIZE         = -4, // Data write size is incorrect for designated device
    OE_EREADFAILURE       = -5, // Failure to read from a stream/register
    OE_EWRITEFAILURE      = -6, // Failure to write to a stream/register
    OE_ENULLCTX           = -7, // Attempt to call function w null ctx
    OE_ESEEKFAILURE       = -8, // Failure to seek on stream
    OE_EINVALSTATE        = -9, // Invalid operation for the current context run state
    OE_EINVALOPT          = -10, // Invalid context option
    OE_EINVALARG          = -11, // Invalid function arguments
    OE_ECOBSPACK          = -12, // Invalid COBS packet
    OE_ERETRIG            = -13, // Attempt to trigger an already triggered operation
    OE_EBUFFERSIZE        = -14, // Supplied buffer is too small
    OE_EBADDEVMAP         = -15, // Badly formatted device map supplied by firmware
    OE_EBADALLOC          = -16, // Bad dynamic memory allocation
    OE_ECLOSEFAIL         = -17, // File descriptor close failure, check errno
    OE_EREADONLY          = -18, // Attempted write to read only object (register, context option, etc)
    OE_EUNIMPL            = -19, // Specified, but unimplemented, feature
    OE_EINVALREADSIZE     = -20, // Block read size is smaller than the maximal frame size
} oe_error_t;

309 oe_create_ctx

310 Create a hardware context. A context is an opaque handle to a structure which contains hardware and device state
311 information, configuration capabilities, and data format information. It can be modified via calls to oe_set_opt.
312 Its state can be examined by oe_get_opt.

oe_ctx oe_create_ctx()

313 Returns oe_ctx

314 An opaque handle to the newly created context if successful. Otherwise it shall return NULL and set errno to
315 EAGAIN.

316 Description

317 On success a context struct is allocated and created, and its handle is passed to the user. The context holds all
318 state used by the library function calls for refecton and hardware communication. It holds paths to FIFOs and

```

319 configuration communication channels and knowledge of the hardware's parameters and run state . It is configured
320 through calls to `oe_set_opt`. It can be examined through calls to `oe_get_opt`.

321 `oe_init_ctx`

322 Initialize a context, opening all file streams etc.

```
323 int oe_init_ctx(oe_ctx ctx)
```

323 Arguments

- 324 • `ctx` context

325 Returns `int`

- 326 • 0: success
- 327 • Less than 0: `oe_error_t`

328 Description

329 Upon a call to `oe_init_ctx`, the following actions take place

- 330 1. All required data streams are opened.
- 331 2. A device map is read from the firmware. It can be examined via calls to `oe_get_opt`.
- 332 3. The data transmission packet size is calculated and stored. It can be examined via calls to `oe_get_opt`.

333 Following a successful call to `oe_init_ctx`, the hardware's acquisition parameters and run state can be manipulated
334 using calls to `oe_get_opt`.

335 `oe_destroy_ctx`

336 Terminate a context and free bound resources.

```
337 int oe_destroy_ctx(oe_ctx ctx)
```

337 Arguments

- 338 • `ctx` context

339 Returns `int`

- 340 • 0: success
- 341 • Less than 0: `oe_error_t`

342 Description

343 During context destruction, all resources allocated by `oe_create_ctx` are freed. This function can be called from
344 any context run state. When called, an interrupt signal (TODO: Which?) is raised and any blocking operations will
345 return immediately. Attached resources (e.g. file descriptors and allocated memory) are closed and their resources
346 freed.

347 **oe_get_opt**

348 Get context options.

```
int oe_get_opt(const oe_ctx ctx, int option, void* value, size_t *size);
```

349 **Arguments**

- 350 • **ctx** context to read from
- 351 • **option** option to read
- 352 • **value** buffer to store value of **option**
- 353 • **size** pointer to the size of **value** (including terminating null character, if applicable) in bytes

354 **Returns int**

- 355 • 0: success
- 356 • Less than 0: **oe_error_t**

357 **Description**

358 The **oe_get_opt** function sets the option specified by the **option** argument to the value pointed to by the **value**
359 argument for the context pointed to by the **ctx** argument. The **size** provides a pointer to the size of the option
360 value in bytes. Upon successful completion **oe_get_opt** shall modify the value pointed to by **size** to indicate the
361 actual size of the option value stored in the buffer.

362 Following a successful call to **oe_init_ctx**, the following socket options can be read:

363 **OE_CONFIGSTREAMPATH***

364 Obtain path specifying config data stream.

option value type	char *
option description	A character string specifying the configuration stream path
default value	/dev/xillybus_oe_config_32, \\.\xillybus_oe_config_32 (Windows)

365 **OE_READSTREAMPATH***

366 Obtain path specifying input data stream.

option value type	char *
option description	A character string specifying the input stream path
default value	/dev/xillybus_oe_input_32 \\.\xillybus_oe_input_32 (Windows)

367 **OE_WRITESTREAMPATH***

368 Obtain path specifying input data stream.

option value type	char *
option description	A character string specifying the output stream path
default value	/dev/xillybus_oe_output_32, \\.\xillybus_oe_output_32 (Windows)

369 **OE_SIGNALSTREAMPATH***

370 Obtain path specifying hardware signal data stream

option value type	char *
option description	A character string specifying the signal stream path
default value	/dev/xillybus_oe_signal_8, \\.\xillybus_oe_signal_8 (Windows)

371 **OE_DEVICEMAP**

372 The device map.

option value type	oe_device_t *
option description	Pointer to a pre-allocated array of oe_device_t structs
default value	N/A

373 **OE_NUMDEVICES**

374 The number of devices in the device map.

option value type	oe_reg_val_t
option description	The number of devices supported by the firmware
default value	N/A

375 **OE_MAXREADFRAMESIZE**

376 The maximal size of a frame produced by a call to **oe_read_frame** in bytes. This number is the size of the frame
377 produced by every device within the device map that generates read data.

option value type	oe_reg_val_t
option description	Maximal read frame size in bytes
default value	N/A

378 **OE_WRITEFRAMESIZE**

379 The maximal size of a frame accepted by a call to **oe_write_frame** in bytes. This number is the size of the frame
380 provided to **oe_write_frame** to update all output devices synchronously.

option value type	oe_reg_val_t
option description	Maximal write frame size in bytes
default value	N/A

381 **OE_RUNNING**

382 Hardware acquisition run state. Any value greater than 0 indicates that acquisition is running.

option value type	oe_reg_val_t
option description	Any value greater than 0 will start acquisition
default value	False

383 **OE_SYSCLKHZ**

384 System clock frequency in Hz. The PCIe bus is operated at this rate. Read-frame clock values are incremented at
385 this rate.

option value type	<code>oe_reg_val_t</code>
option description	System clock frequency in Hz
default value	N/A

386 **OE_ACQCLKHZ**

387 Acquisition clock frequency in Hz. Reads from devices are synchronized to this clock. Clock values within frame
388 data are incremented at this rate.

option value type	<code>oe_reg_val_t</code>
option description	Acquisition clock frequency in Hz
default value	42000000

389 **OE_BLOCKREADSIZE**

390 Number of bytes read during each `read()` syscall to the data read stream. This option allows control over a
391 fundamental trade-off between closed-loop response time and overall performance. The minimum (default) value
392 will provide the lowest response latency. Larger values will reduce syscall frequency and may improve processing
393 performance for high-bandwidth data sources.

option value type	<code>size_t</code>
option description	Size, in bytes, of <code>read()</code> syscalls
default value	value of <code>OE_MAXREADFRAMESIZE</code>

394 **oe_set_opt**

395 Set context options.

```
int oe_set_opt(oe_ctx ctx, int option, const void* value, size_t size);
```

396 **Arguments**

- 397 • `ctx` context
- 398 • `option` option to set
- 399 • `value` value to set `option` to
- 400 • `size` length of `value` in bytes

401 **Returns int**

- 402 • 0: success
- 403 • Less than 0: `oe_error_t`

404 **Description**

405 The `oe_set_opt` function sets the option specified by the `option` argument to the value pointed to by the `value`
406 argument within `ctx`. The `size` indicates the size of the `value` in bytes.

407 The following context options can be set:

408 **OE_CONFIGSTREAMPATH***

409 Set path specifying configuration data stream.

option value type	char *
option description	A character string specifying the configuration stream path
default value	/dev/xillybus_oe_config_32, \\.\xillybus_oe_config_32 (Windows)

410 **OE_READSTREAMPATH***

411 Set path specifying input data stream.

option value type	char *
option description	A character string specifying the input stream path
default value	/dev/xillybus_oe_input_32, \\.\xillybus_oe_input_32 (Windows)

412 **OE_WRITESTREAMPATH***

413 Set path specifying input data stream.

option value type	char *
option description	A character string specifying the output stream path
default value	/dev/xillybus_oe_output_32, \\.\xillybus_oe_output_32 (Windows)

414 **OE_SIGNALSTREAMPATH***

415 Set path specifying hardware signal data stream

option value type	char *
option description	A character string specifying the signal stream path
default value	/dev/xillybus_oe_signal_8, \\.\xillybus_oe_signal_8 (Windows)

416 **OE_RUNNING****

417 Set/clear data input gate. Any value greater than 0 will start acquisition. Writing 0 to this option will stop
418 acquisition, but will not reset context options or the sample counter. All data not shifted out of hardware will
419 be cleared. To obtain the very first samples produced by high-bandwidth devices, set **OE_RUNNING** *before* a call to
420 **OE_RESET**.

option value type	oe_reg_val_t
option description	Any value greater than 0 will start acquisition
default value	0

421 **OE_RESET****

422 Trigger global hardware reset. Any value great than 0 will trigger a hardware reset. In this case, acquisition is
423 stopped and all global hardware state (e.g. sample counters, etc) is defaulted.

option value type	oe_reg_val_t
option description	Any value greater than 0 will trigger a reset
default value	Untriggered

424 **OE_BLOCKREADSIZE*****

425 Number of bytes read during each **read()** syscall to the data read stream. This option allows control over a
426 fundamental trade-off between closed-loop response time and overall performance. The minimum (default) value

427 will provide the lowest response latency. Larger values will reduce syscall frequency and may improve processing
428 performance for high-bandwidth data sources.

option value type	<code>size_t</code>
option description	Size, in bytes, of <code>read()</code> syscalls
default value	value of <code>OE_MAXREADFRAMESIZE</code>

429 * Invalid following a successful call to `oe_init_ctx`. Before this, will return with error code `OE_EINVALSTATE`.

430 ** Invalid until a successful call to `oe_init_ctx`. After this, will return with error code `OE_EINVALSTATE`.

431 *** Invalid until a successful call to `oe_init_ctx` and before acquisition is started by setting the `OE_RUNNING` context
432 option. In other states, will return with error code `OE_EINVALSTATE`.

433 `oe_read_reg`

434 Read a configuration register on a specific device.

```
int oe_read_reg(const oe_ctx ctx, size_t dev_idx, oe_reg_addr_t addr, oe_reg_val_t *value);
```

435 Arguments

- 436 • `ctx` context
- 437 • `dev_idx` physical index number
- 438 • `addr` The address of register to write to
- 439 • `value` pointer to an int that will store the value of the register at `addr` on `dev_idx`

440 Returns int

- 441 • 0: success
- 442 • Less than 0: `oe_error_t`

443 Description

444 `oe_read_reg` is used to read the value of configuration registers from devices within the current device map. This
445 can be used to verify the success of calls to `oe_read_reg` or to obtain state information about devices managed by
446 the current context.

447 `oe_write_reg`

448 Set a configuration register on a specific device.

```
int oe_write_reg(const oe_ctx ctx, size_t dev_idx, oe_reg_addr_t addr, oe_reg_val_t value);
```

449 Arguments

- 450 • `ctx` context
- 451 • `dev_idx` the device index to read from
- 452 • `addr` register address within the device specified by `dev_idx` to write to
- 453 • `value` value with which to set the register at `addr` on the device specified by `dev_idx`

454 **Returns int**

- 455 • 0: success
- 456 • Less than 0: `oe_error_t`

457 **Description**

458 `oe_write_reg` is used to write the value of configuration registers from devices within the current device map. This
459 can be used to set configuration registers for devices managed by the current context. For example, this is used to
460 perform configuration of ADCs that exist in a device map. Note that successful return from this function does not
461 guarantee that the register has been properly set. Confirmation of the register value can be made using a call to
462 `oe_read_reg`.

463 **`oe_read_frame`**

464 Read high-bandwidth data from the read channel.

```
int oe_read_frame(const oe_ctx ctx, oe_frame_t **frame)
```

465 **Arguments**

- 466 • `ctx` context
- 467 • `frame` Pointer to a `oe_frame_t` pointer

468 **Returns int**

- 469 • 0: success
- 470 • Less than 0: `oe_error_t`

471 **Description**

472 `oe_read_frame` allocates host memory and populates it with an `oe_frame_t` struct corresponding to a single `frame`,
473 with a read header, from the data input channel. This call will block until either enough data to construct a frame
474 is available on the data input stream or `oe_destroy_ctx` is called. It is the user's responsibility to free the resources
475 allocated by this call by passing the resulting frame pointer to `oe_destroy_frame`.

476 **`oe_destroy_frame`**

477 Free heap-allocated frame.

```
void oe_destroy_frame(oe_frame_t *frame);
```

478 **Arguments**

- 479 • `frame` pointer to an `oe_frame_t`

480 **Returns void**

481 There is no return value.

482 Description

483 `oe_destroy_frame` frees a heap-allocated frame. It is generally used to clean up the resources allocated by
484 `oe_read_frame`.

485 `oe_write`

486 Write data to the data write channel.

```
int oe_write_frame(const oe_ctx ctx, size_t dev_idx, void *data, size_t data_sz)
```

487 Arguments

- 488 • `ctx` context
- 489 • `dev_idx` device to write to
- 490 • `data` pointer to data to write
- 491 • `data_sz` number of bytes to write

492 Returns `int`

- 493 • 0: success
- 494 • Less than 0: `oe_error_t`

495 Description

496 `oe_write_frame` writes block data to a particular device from the device map using the asynchronous data write
497 channel. If `dev_idx` is not a writable device, or if `data_sz` does not equal to `write_size` the of the device, this
498 function will return `OE_EDEVIDX` and `OE_EWRITESIZE`, respectively.

499 `oe_version`

500 Report the oepcie library version.

```
void oe_version(int major, int minor, int patch)
```

501 Arguments

- 502 • `major` major library version
- 503 • `minor` minor library version
- 504 • `patch` patch number

505 Returns `void`

506 There is no return value.

507 Description

508 This library uses [semantic versioning](#). Briefly, the major revision is for incompatible API changes. Minor version is
509 for backwards compatible changes. The patch number is for backwards-compatible bug fixes.

510 **oe_error_st**

511 Convert an **error number** into a human readable string.

```
const char *oe_error_str(int err)
```

512 **arguments**

- 513 • **err** error code

514 **returns const char ***

515 Pointer to an error message string

516 **oe_device_str**

517 Convert a **device ID** into human readable string. *Note:* This is an extension function available in oedevices.h.

```
const char *oe_device(ind dev_id)
```

518 **Arguments**

- 519 • **dev_id** device id

520 **Returns const char ***

521 Pointer to a device id string

522 **Example Headstage Serialization Protocol**

523 TODO