




INPUT PROTECTION BIAS VOLTAGE -4.6V

DESIGNED BY:
JON HELPHIN
TITLE: PCIE HOST BOARD
License: CC BY-NC-SA
CERN OHL v1.2
Date: 8/22/18 8:32 AM
Sheet: 1/1


Seed 4 layer stackup:
1.4 mil trace
8 mil prepreg
0.7 mil trace
2X mil FR4 core
0.7 mil trace
8 mil prepreg
1.4 mil trace



FMC HEADER




IMMEDIATE INPUT OVERVOLTAGE PROTECTION



AQ BOARD SIDE
HEADSTAGE SIDE

ISOLATED TEST POINTS



UEI15 Choices:
12V: S248E12002 w/ R_{term} = Inf
5.0V: UEI15-050-Q12P-C w/ R_{term} = 9.53k resistor

SN65LVDT388A has integrated 110 ohm term resistors.

Power: -1.5A DC at 12V, 150W. With 10% efficiency regulation to 5.0V at 1.5A, 7.5W. 100% efficiency regulation to 5.0V at 1.5A, 7.5W. 100% efficiency regulation to 5.0V at 1.5A, 7.5W.

L2 is the smallest package size I could find that barely meets current saturation requirements. An 80mm device that is probably safer is the Bourns SPR8040TA series.

Parity error on highest speed forward channel and pass will go low. This should be provided to a microcontroller.

NOTES:
ISO7040 Zo for 3.3V is ~100 Ohms

D0, D1, PASS, LOCK