16-Channel Constant Current LED Driver

Description

The CAT4016 is a 16 channel constant current driver for LED billboard and other general display applications. LED channel currents are programmed together via an external RSET resistor. Low output voltage operation on the LED channels as low as 0.4 V (for 2 to 100 mA LED current) allows for more power efficient designs.

A high–speed 4–wire serial interface of up to 25 MHz clock frequency controls each individual channel using a shift register and latch configuration. A serial output data pin (SOUT) allows multiple devices to be cascaded and programmed via one serial interface. The device also includes a blanking control pin (BLANK) that can be used to disable all channels independently of the interface.

Thermal shutdown protection is incorporated in the device to disable the LED outputs if the die temperature exceeds a set limit.

The device is available in the 24-lead SOIC, TSSOP and the compact TQFN 4×4 mm packages.

Features

- 16 Constant Current-sink Channels
- Serial Interface up to 25 MHz Clock Frequency
- 3 V to 5.5 V Logic Supply
- LED Current Range from 2 mA to 100 mA
- LED Current set by External RSET Resistor
- 300 mV LED Dropout at 30 mA
- Thermal Shutdown Protection
- Available in 24–lead SOIC, TSSOP and 4 x 4 mm TQFN Packages
- CAV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- Billboard Display
- Marquee Display
- Instrument Display
- General Purpose Display

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice



ON Semiconductor®

www.onsemi.com





OAB
CAT4016YO
O 3YMXXX

TSSOP-24

CAT4016Y = CAT4016Y-T2

TQFN-24

LAAA AXXX YMCC LAAA =

LAAD AXXX YMCC LAAD =

CAT4016HV6-GT2

CAT4016HV6-T2

VAAA AXXX YMCC

VAAA = CAV4016HV6-T2*

*Product under development.

A = Assembly Location

3 = Lead Finish - Matte-Tin

B = Product Revision (Fixed as "B")

O = Leave Blank

F = Fab Code

Y or YY = Production Year (Last 1 or 2 Digits)

M = Production Month (1-9, A, B, C)

WW = Production Week (01 - 52)

CC = Country Code (Last Two Digits)

XXX or XXXX = Last 3 or 4 Digits

of Assembly Lot Number

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.




Figure 1. Typical Application Circuit

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
V _{DD} Supply Voltage	6	V
Logic input/output voltage (SIN, SOUT, CLK, BLANK, LATCH)	-0.3 V to V _{DD} +0.3 V	V
LEDn voltage	6	V
DC output current on LED1 to LED16	150	mA
Storage Temperature Range	-55 to +160	°C
Junction Temperature Range	-40 to +150	°C
Lead Soldering Temperature (10 sec.)	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 2. RECOMMENDED OPERATING CONDITIONS

Parameter		Range	Unit
V_{DD}		3.0 to 5.5	V
Voltage applied to LED1 to LED16		0.4 to 5.5	V
LED current RSET control range		up to 100	mA
Ambient Temperature Range	CAT4016 CAV4016*	-40 to +85 -40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{*}Product under development.

Symbol	Name	Conditions	Min	Тур	Max	Units
DC CHARAC	CTERISTICS	•				
I _{LED-ACC}	LED Current (any channel)	$V_{LED} = 1 \text{ V}, R_{SET} = 3 \text{ k}\Omega$	18	20	22	mA
		V_{LED} = 1 V, R_{SET} = 1.5 k Ω	36	40	44	
		V_{LED} = 1 V, R_{SET} = 750 Ω		80		
I _{LED-MAT}	LED Current Matching	V_{LED} = 1 V, R_{SET} = 3 k Ω		±1.5		%
	(I _{LED} – I _{LEDAVR}) / I _{LEDAVR}	V_{LED} = 1 V, R_{SET} = 1.5 k Ω	-6.0	±1.5	+6.0	
		V_{LED} = 1 V, R_{SET} = 750 Ω		±2.0		
ΔI_{VDD}	LED current regulation vs. V _{DD}	V _{DD} within 4.5 V and 5.5 V LED current 30 mA		±0.1		% / V
ΔI_{VLED}	LED current regulation vs. V _{LED}	V _{LED} within 1 V and 3 V LED current 30 mA		±0.05		%/V
I _{DDOFF}	Supply Current (all outputs off)	$R_{SET} = 3 \text{ k}\Omega$		3	8	mA
		R _{SET} = 750 Ω		8.5		
I _{DDON}	Supply Current (all outputs on)	$R_{SET} = 3 k\Omega$		4	9	mA
		R _{SET} = 750 Ω		10		
I_{LKG}	LEDn output Leakage	V _{LED} = 5 V, outputs off	-1		1	μΑ
R _{LATCH}	LATCH Pull-down Resistance		100	180	300	kΩ
R _{BLANK}	BLANK Pull-up Resistance		100	180	300	kΩ
V _{IH} V _{IL}	Logic high input voltage Logic low input voltage		0.7xV _{DD}		0.3xV _{DD}	V
V_{HYS}	Logic input hysteresis voltage			0.1xV _{DD}		V
I _{IL}	Logic Input leakage current (CLK, SIN)	$V_I = V_{DD}$ or GND	-5	0	5	μΑ
V _{OH} V _{OL}	SOUT logic high output voltage SOUT logic low output voltage	I _{OH} = -1 mA I _{OL} = 1 mA	V _{CC} -0.3 V		0.3	V
V _{RSET}	RSET Regulated Voltage		1.17	1.20	1.23	V
T _{SD}	Thermal Shutdown			160		°C
T _{HYST}	Thermal Hysteresis			20		°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. TIMING CHARACTERISTICS

(For 3.0 V \leq V_DD \leq 5.5 V, T_{AMB} = 25°C, unless specified otherwise.)

Symbol	Name	Conditions	Min (Note 1)	Typ (Note 2)	Max (Note 1)	Units
CLK			•	•	•	L
f _{clk}	CLK Clock Frequency				25	MHz
t _{cwh}	CLK Pulse Width High		20			ns
t _{cwl}	CLK Pulse Width Low		20			ns
SIN						
t _{ssu}	Setup time SIN to CLK		4			ns
t _{sh}	Hold time SIN to CLK		4			ns
LATCH						
t _{lwh}	LATCH Pulse width		20			ns
T _{lh}	Hold time LATCH to CLK		4			ns
T _{Isu}	Setup time LATCH to CLK	Channel Stagger Delay	800			ns
LEDn						
t _{ld}	LED1 Propagation delay	LATCH to LED1 off/on		40	300	ns
t _{ls}	LED Propagation delay stagger	LED(n) to LED(n+1)		17	40	ns
t _{lst}	LED Propagation delay stagger total	LED1 to LED16		250		ns
t _{bd}	BLANK Propagation delay	BLANK to LED(n) off/on		60	300	ns
t _{lr}	LED rise time (10% to 90%)	Pull–up resistor = 50Ω to $3.0 V$		40	200	ns
t _{lf}	LED fall time (90% to 10%)	Pull–up resistor = 50Ω to $3.0 V$		30	250	ns
SOUT						
t _{or}	SOUT rise time (10% to 90%)	C _L = 15 pF		5		ns
t _{of}	SOUT fall time (90% to 10%)	C _L = 15 pF		5		ns
t _{od}	Propagation delay time SOUT	CLK to SOUT	8	15	25	ns

- All min and max values are guaranteed by design.
 V_{DD} = 5 V, LED current 30 mA.




Figure 2. Test Circuit for AC Characteristics




Figure 3. Serial Input Timing Diagram





Figure 4. LED Output Timing Diagram

TYPICAL PERFORMANCE CHARACTERISTICS

(V_{DD} = 5.0 V, LED current 30 mA, all LEDs On, T_{AMB} = 25°C unless otherwise specified.)







Figure 5. LED Current vs. LED Pin Voltage

Figure 6. Supply Current vs. VDD Pin Voltage







Figure 7. LED Current vs. VDD Pin Voltage

Figure 8. Supply Current vs. RSET Current






Figure 9. RSET Voltage vs. VDD Pin Voltage

Figure 10. LED Current vs. RSET Resistor

TYPICAL PERFORMANCE CHARACTERISTICS

(V_{DD} = 5.0 V, LED current 30 mA, all LEDs On, T_{AMB} = 25°C unless otherwise specified.)




Figure 12. LED Current vs. Temperature

150




Figure 15. PWM Dimming on BLANK Pin (f = 10 kHz)

Figure 16. BLANK Transient Response

Table 5. PIN DESCRIPTION

Name	Function
GND	Ground
SIN	Serial data input pin
CLK	Serial clock input pin
LATCH	Latch serial data to output registers
LED1-LED16	LED channel 1 to 16 cathode terminals
BLANK	Enable / disable all channels
SOUT	Serial data output pin.
RSET	LED current set pin
VDD	Positive supply Voltage
TAB (TQFN package only)	Connect to GND on the PCB

Pin Function

GND is the ground reference pin for the device. This pin must be connected to the ground plane on the PCB.

SIN is the serial data input. Data is loaded into the internal register on each rising edge of CLK.

CLK is the serial clock input. On each rising CLK edge, data is transferred from SIN to the internal 16-bit serial shift register.

LATCH is the latch data input. On the rising edge of LATCH, data is loaded from the 16-bit serial shift register into the output register latch. On the falling edge, this data is latched in the output register and isolated from the state of the serial shift register.

LED1 – **LED16** are the LED current sink channels. These pins are connected to the LED cathodes. The current sinks drive the LEDs with a current equal to 50 times RSET pin current. For the LED sink to operate correctly, the voltage on the LED pin must be above 0.4 V.

BLANK is the LED channel enable and disable input pin. When low, LEDs are enabled according to the output latch register content. When high, all LEDs are off, while preserving the data in the output latch register.

SOUT is the serial data output of the 16-bit serial shift register. This pin is used to cascade several devices on the serial bus. The SOUT pin is then connected to the SIN input of the next device on the serial bus to cascade.

RSET is the LED current setting pin. A resistor is connected between this pin and ground. Each LED channel current is set to 50 times the current pulled out of the pin. The RSET pin voltage is regulated to 1.2 V.

VDD is the positive supply pin voltage for the entire device. A small 1 μ F ceramic is recommended close to pin.

Block Diagram




Figure 17. CAT4016 Functional Block Diagram

Basic Operation

The CAT4016 uses 16 tightly matched current sinks to accurately regulate the LED current in each channel. The external resistor, R_{SET} , is used to set the LED channel current to 50 times the current in R_{SET} .

$$LED current = 50 \times \frac{1.2}{R_{SET}}$$

Tight current regulation for all channels is possible over a wide range of input and LED voltages due to independent current sensing circuitry on each channel. The LED channels have a maximum dropout of 0.4 V for most current and supply voltage conditions. This helps improve the heat dissipation and efficiency of the LED driver.

Upon power-up, an under-voltage lockout circuit clears all latches and shift registers and sets all outputs to off. Once the under-voltage lockout threshold has been reached the device can be programmed.

The driver delays the activation of each consecutive LED output channel by 17 ns (typical). Relative to LED1, LED2 is delayed by 17 ns, LED3 by 34 ns and LED16 by 250 ns typical. The delay is introduced when LATCH is activated. The delay minimizes the inrush current on the LED supply by staggering the turn on and off current spikes over a period of time and therefore allowing usage of smaller bypass capacitors.

Pull-up and pull-down resistors are internally provided to set the state of the BLANK and LATCH pins to the off-state when not externally driven.

Serial Interface


A high–speed serial 4–wire interface is provided to program the state of each LED on or off. The interface contains a 16–bit serial to parallel shift register (S1–S16) and a 16–bit latch (L1–L16). Programming the serial to parallel register is accomplished via SIN and CLK input pins. On each rising edge of the CLK signal, the data from SIN is moved through the shift register serially. Data is also moved out of SOUT which can be connected to a next device if programming more than one device on the same interface.

On the rising edge of LATCH, the data contents of the serial to parallel shift register is reflected in the latches. On the falling edge of LATCH, the state of the serial to parallel register at that particular time is saved in the latches and does not change irrespective of the contents of the serial to parallel register.

BLANK is used to disable all LEDs (turn off) simultaneously while maintaining the same data in the latch register. When low, the LED outputs reflect the data in the latches. When high, all outputs are high impedance (zero current).


PACKAGE DIMENSIONS


SOIC-24, 300 mils CASE 751BK ISSUE O



SYMBOL	MIN	NOM	MAX
А	2.35		2.65
A1	0.10		0.30
A2	2.05		2.55
b	0.31		0.51
С	0.20		0.33
D	15.20		15.40
E	10.11		10.51
E1	7.34		7.60
е		1.27 BSC	
h	0.25		0.75
L	0.40		1.27
θ	0°		8°
θ1	5°		15°

TOP VIEW






SIDE VIE

END VIEW


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-013.

PACKAGE DIMENSIONS

TSSOP24, 4.4x7.8 CASE 948AR ISSUE A




SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80		1.05
b	0.19		0.30
С	0.09		0.20
D	7.70	7.80	7.90
Е	6.25	6.40	6.55
E1	4.30	4.40	4.50
е	0.65 BSC		
L	0.50	0.60	0.70
L1	1.00 REF		
θ	0°		8°



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.


PACKAGE DIMENSIONS

QSOP-24, 150 mils CASE 492AB ISSUE O



SYMBOL	MIN	NOM	MAX
Α	1.37		1.73
A1	0.10		0.25
b	0.20		0.30
С	0.19		0.25
D	8.56		8.74
Е	5.82		6.19
E1	3.81		3.98
е	0.635 BSC		
h	0.28		0.48
L	0.41		0.86
L2		0.254 BSC	
θ1	0°		8°
θ2		7º BSC	


TOP VIEW




- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-137.

PACKAGE DIMENSIONS


TQFN24, 4x4 AR CASE 510AM ISSUE O



SYMBOL	MIN	NOM	MAX
А	0.70	0.75	0.80
A1	0.00	1	0.05
А3		0.20 REF	
b	0.20	0.25	0.30
D	4.00 BSC		
D2	2.40	-	2.90
E	4.00 BSC		
E2	2.40	_	2.90
е	0.50 BSC		
L	0.30	_	0.50



DETAIL A



- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-220.
 (3) Minimum space between leads and flag cannot be smaller than 0.15 mm.

Table 6. ORDERING INFORMATION

Part Number	Package Marking	Package	Shipping [†]
CAT4016W-T1	CAT4016W	SOIC24 (Note 7) (Pb-Free)	1000 / Tape & Reel
CAT4016Y-T2	CAT4016Y	TSSOP24 (Note 7) (Pb-Free)	2000 / Tape & Reel
CAT4016HV6-T2	LAAA	TQFN24 (Note 7) (Pb-Free)	2000 / Tape & Reel
CAT4016HV6-GT2	LAAD	TQFN24 (Note 8) (Pb-Free)	2000 / Tape & Reel
CAV4016HV6-T2* (Note 3)	VAAA	TQFN24 (Note 7) (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and the interpretability are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negl

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

^{*}Product under development.

CAV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

^{4.} All packages are RoHS-compliant (Pb-Free, Halogen-free).

^{5.} For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

^{6.} SOIC package availability in 1000 / Tape & Reel. All other packages are 2000 / Tape & Reel.

^{7.} Matte-Tin Plated Finish (RoHS-compliant).

^{8.} NiPdAu Plated Finish (RoHS-compliant).