

Name: _____

FINAL EXAM*Closed book except for one 8½ x 11 sheet. No calculators or electronics devices.***1. (10pts)** Circle True or False for each statement

- (True/False)** Within a **function**: event, delay, or timing control statements are not permitted
- (True/False)** For a primary input Synopsys has a decent estimate of the drive strength of the signal, but needs constraint information about the capacitive loading.
- (True/False)** Concurrent assertions can be useful for checking adherence to protocols
- (True/False)** Bottom up compile strategy is only useful for large designs.
- (True/False)** The TSMC wireload model we used in the past was not accurate because it did not estimate area impact, only timing.
- (True/False)** The RC delay of chip interconnect is less of an issue in modern processes because the chips are smaller, hence the routes are shorter.
- (True/False)** A SDF file models the delay of every gate in the design, as well as providing flight time information for the interconnect.
- (True/False)** Architectural optimizations/choices have a bigger impact on area/speed than gate level optimizations.
- (True/False)** A FPGA implementation of the given function will be lower power than an ASIC implementation.
- (True/False)** If the person running your APR tool is good, they will ensure the layout of your design has no parasitic capacitances.


The SAED32 nm we use now does support area est for wiring

2. (7pts) Your DUT is getting conversion results from an A2D converter. The signal **autozero** is supposed to be asserted for the first 100 samples after reset. Either write a **task** called **checkAZ()** that is called after reset deasserts, or show how you could do this with a concurrent assertion. If you choose a task the task must employ **fork/join**

```

task automatic checkAZ(ref clk, AZ);
fork
  begin: check_AZ_high
    if (!AZ) begin
      $display("ERR: AZ initially low");
      $stop();
    end
    @(negedge AZ);
    $display("ERR: AZ fell too soon");
    $stop();
  end
  begin
    repeat(100) @(posedge cnv_cmplt);
    $disable check_AZ_high;
  end
join
endtask

```



3. (6pts) Match the unit name to the description (draw arrows).

Auth_blk

inertial_integrator

balance_cntrl

steer_en

A2D_intf

mtr_drv

piezo

Made use of load cell data to perform its function.

Used an 11-bit vector that determined eight motor speeds.

Used an instance of **UART_rcv**


Contained an instance of **PWM11**

Acquired load cell data

Performed sensor fusion

Actually I don't even remember the exact functions of these blocks for this project. Still students from that semester should still have know this at the time of the final.

4. (7 pts) draw how you think this code would Synthesize. This code is not a preferred style in my opinion, but it does synthesize.



```

module ssum
  (output logic [5:0] sum,
   input wire [2:0] mask,
   input wire [3:0] a[0:2] ); // array of 3 vectors


  always @* begin
    sum = 0;
    // Hint: for loop implies replication
    // of hardware
    for ( int i=0; i<3; i++ )
      if ( mask[i] )
        sum += a[i];
  end
endmodule

```

5. (4 pts) Describe something that a parameter can be used for that an ordinary input port cannot and something that an input port can be used for that a parameter cannot.

Would be looking for configuration vs a dynamic function. Signal is dynamic and cannot be optimized away. While something like FAST_SIM is known at compile time and results in only hardware for one possibility being created.

6. (10 pts) The code shown is likely to synthesize as shown. Draw how you would want it to synthesize if **sub** was a late arriving signal. Draw how you would want it to synthesize if **A[15:0]** was the late arriving signal. For each case show how you would change the coding to make that occur.



This concept was well covered in last 1/3 of Lecture08

7. **(9 pts)** Create a testbench to read and write to a sensor that uses a SPI protocol very similar to the inertial sensor we used on the project. Complete the testbench to write desired value of 0x5A to address 0x1B. Then read from address 0x1B and check that it has the correct value. You do not need to test functionality of SPI_mnrch. You do not have to show the full instantiation of SPI_mnrch (can just use ... to indicate you are connecting all the signals). Write small.

Sensor SPI Interface Protocol:	SPI_mnrch Interface:
First bit sent through SPI is the R/~W bit (1 is read, 0 is write)	Inputs: clk, rst_n, MISO, cmd[15:0], send_cmd
Next 7 bits are address	Outputs: MOSI, SCLK, SS_n, done, rd_data[15:0]
Next 8 bits are data to be written when a write, and of no consequence if it is a read.	

```
SPI_mnrch iSPI(.clk(clk), .rst_n(rst_n), ...);
```

initial begin

```
rst_n = 0;
clk = 0;
send_cmd = 0;
@(posedge clk);
@(negedge clk);
rst_n = 1;    // deassert reset
```

```
cmd = 16'h1B5A;    // address with read/write_n comes as 1st byte, data as 2nd
send_cmd = 1;
@(negedge clk);
send_cmd = 0;
```

```
@(posedge done);
```

```
cmd = 16'h9B5A;    // address with read/write_n bit. We are reading this time
send_cmd = 1;
@(negedge clk);
send_cmd = 0;
```

```
@(posedge done);
```

```
if (rd_data[7:0] !== 8'h5A) begin
    $display("ERR: register write/read incorrect");
    $stop();
end
```

```
$display("YAHOO! test passed");
```

```
end
```

8. If clock gating is successfully employed on a functional block the resulting version is: (circle one in each row) (4.5pts)

i. Lower power	Higher power	Same Power
ii. Lower area	Higher Area	Same Area
iii. Lower Latency	Higher Latency	Same Latency

9. (4pts) Comment on the speed path that was discovered when you synthesized the project, and how you solved it.

10. (6pts) When passing a signal to a task you can pass it as simply **input**, or as **ref**. Describe the difference between the two and when you would choose **ref** vs **input**.

See around slides 43 / 44 of lecture 07

11. (5pts) (4pts) For the following Verilog code draw the circuit synthesis will create. Do you think this was the intended result?

See around slides 43 / 44 of lecture 07

```
module back2back (output reg q2,
input d, clk, rst_n);
  reg q1,q2;
  always @(posedge clk)
    if (!rst_n)
      q1 <= 1'b0;
    else begin
      q1 <= d;
      q2 <= q1;
    end
endmodule
```

12. (4pts) How many arithmetic blocks will be inferred after doing a: "read_file -format verilog" on the following code snippet? How many arithmetic blocks do you think will be utilized in the final synthesis results?

```
always_comb
  if (op==2'b00)
    C = A + B;
  else if (op==2'b01)
    C = A - B;
  else
    C = B - A;
```

3 at first, then 1 in the end.

13. (8 pts) Below two timing reports are given (max_delay & min_delay) for the datapath circuit shown. Answer the following questions:

- a. How many ns after the rising edge of the clock is required before we know input **A** is valid. 0.45

- b. As specified can this design run at 500MHz?


Yep...2ns is 500MHz and it has + slack

- c. What is the best case (fastest) clk2q timing of accum_reg[0]

0.11ns

- d. What would be the max and min delay margins (slack) If the magnitude of clock skew was increased by 0.2ns?









0.28ns for max and -0.17ns for min



Point	max_delay	Incr	Path
clock clk (rise edge)		0.00	0.00
clock network delay (ideal)		0.00	0.00
input external delay		0.45	0.45
A[1] (in)		0.00	0.45
mult_17/a[1] (mac_DW_mult_uns_0)		0.00	0.45
mult_17/U33/Z (N1M1P)		0.03	0.48
mult_17/U31/Z (NR2M1P)		0.03	0.51
mult_17/U7/S (HA1M1P)		0.14	0.65
mult_17/U4/S (FA1AM1P)		0.14	0.79
mult_17/product[2] (mac_DW_mult_uns_0)		0.00	0.79
add_18/A[2] (mac_DW01_add_0)		0.00	0.79
add_18/U1_2/CO (FA1AM1P)		0.11	0.89
add_18/U1_3/CO (FA1AM1P)		0.10	0.99
add_18/U1_4/CO (FA1AM1P)		0.10	1.08
add_18/U1_5/S (FA1AM1P)		0.13	1.21
add_18/SUM[5] (mac_DW01_add_0)		0.00	1.21
result[5] (out)		0.00	1.21
data arrival time			1.21
clock clk (rise edge)		2.00	2.00
clock network delay (ideal)		0.00	2.00
clock uncertainty		-0.01	1.99
output external delay		-0.30	1.69
data required time			1.69
data required time			1.69
data arrival time			-1.21
slack (MET)			0.48

Startpoint: accum_reg[0] (rising edge-triggered flip-flop clocked by clk)		
Endpoint: accum_reg[0] (rising edge-triggered flip-flop clocked by clk)		
Path Group: clk		
Path Type: min		
Des/Clust/Port	Wire Load Model	Library
mac	B0.1X0.1	gflxp
Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
accum_reg[0]/CP (FD2QM1P)	0.00	0.00 r
accum_reg[0]/Q (FD2QM1P)	0.11	0.11 f
add_18/B[0] (mac_DW01_add_0)	0.00	0.11 f
add_18/U2/Z (E0FM1P)	0.04	0.14 r
add_18/SUM[0] (mac_DW01_add_0)	0.00	0.14 r
accum_reg[0]/D (FD2QM1P)	0.00	0.14 r
data arrival time		0.14
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
clock uncertainty	0.01	0.01
accum_reg[0]/CP (FD2QM1P)	0.00	0.01 r
library hold time	0.10	0.11
data required time		0.11
data required time		0.11
data arrival time		-0.14
slack (MET)		0.03

- 14.** Match each of the original circuits to their optimized equivalent. Then for select ones (not gray) describe what the optimization was (why is it better?)

Original	Arrow	Optimized	Optimization Description:
			
			Isolating critical path with faster buffering from non critical paths
			
			Actual buffering of a signal. Increasing drive strength with later stages instead of keeping same strength
