

Homework # 1

1. A certain fabrication process produces 75% chips that are good (i.e., actually defect free). The testing mechanism for the finished ICs has an accuracy of 96% (i.e., probability that a good chip passes the test). Find the probability that a chip passes the test, and the defect-level of this test process for producing ICs.
2. A mixed-signal VLSI chip has 1024 digital pins. To reduce the testing cost, it is decided to design the digital part with *built-in self-test* (BIST) circuitry. Thus, most of the digital signals can be generated or analyzed on the chip and do not have to be supplied from/to the ATE. It can now be tested on a 256-pin ATE. Calculate the per second cost of testing.

Note: Use the following assumptions:

ATE cost: \$1.2M + \$3000/pin,

ATE depreciation rate: 20% per year,

ATE maintenance cost: 2% of purchase price per year,

Operating cost (of building, facilities, auxiliary equipment (wafer and chip handler, fixtures, etc.) and personnel): \$0.5M per year.

3. A digital system board uses 64 ICs manufactured in two different independent processes. 48 of the ICs are manufactured in process A with 86% yield and with 96% fault coverage. The remaining ICs (16) are manufactured in process B with 72% yield and with 98% fault coverage. Assuming that the production process and the test program which is used to identify faulty boards are perfect, what is the quality level of the manufactured board? Assume quality level QL is the likelihood that all ICs are fault free.

Note: You will have to choose appropriate yield models based on the provided information to compute the defect levels and specify the yield models that are used.

4. Draw the two circuits corresponding to the files ~~circuit-1~~ and circuit-2. These two files are linked from the Canvas main page under the material for HW1. **(Please only study this problem for circuit-2.)**
5. Using your circuit drawn for *circuit-1* in problem 4, simulate the following four vectors and specify the output of each vector.

PI	1	2	3	4	5
V1	0	0	1	0	0
V2	U	0	0	0	0
V3	0	1	0	U	U
V4	1	U	0	0	1